Modeling and electrical analysis of seamless high off-chip connectivity (SHOCC) interconnects
暂无分享,去创建一个
William D. Brown | Simon S. Ang | Leonard W. Schaper | S. Afonso | J. P. Parkerson | Hameed A. Naseem
[1] Simon S. Ang,et al. Electrical characterization of the interconnected mesh power system (IMPS) MCM topology , 1994 .
[2] J. Wagner,et al. Development of seamless high off-chip connectivity , 1997 .
[3] H. B. Bakoglu,et al. Circuits, interconnections, and packaging for VLSI , 1990 .
[4] P. A. D. DeMaine,et al. Integrated Systems , 1991 .
[5] Gerard V. Kopcsay,et al. High-Speed Signal Propagation on Lossy Transmission Lines , 1990, IBM J. Res. Dev..
[6] R Matick,et al. Transmission Lines for Digital and Communication Networks , 1969 .
[7] J. P. Krusius,et al. Packaging alternatives to large silicon chips: tiled silicon on MCM and PWB substrates , 1996 .
[8] Carver A. Mead,et al. Minimum propagation delays in VLSI , 1982 .
[9] D. J. Bartelink. Integrated Systems [systems on a chip] , 1996 .
[10] S. S. Ang,et al. Modeling and experimental verification of the interconnected mesh power system (IMPS) MCM topology , 1997 .
[11] E. E. Davidson,et al. Long lossy lines (L/sup 3/) and their impact upon large chip performance , 1997 .
[12] Donald W. Bouldin,et al. Design for packageability-early consideration of packaging from a VLSI designer's viewpoint , 1993, Computer.
[13] Keith A. Jenkins,et al. When are transmission-line effects important for on-chip interconnections? , 1997 .
[14] Robert H. Dennard,et al. Modeling and characterization of long on-chip interconnections for high-performance microprocessors , 1995, IBM Journal of Research and Development.
[15] H. Hasegawa,et al. Properties of Microstrip Line on Si-SiO/sub 2/ System , 1971 .
[16] Paul D. Franzon,et al. System design optimization for MCM-D/flip-chip , 1995 .
[17] L.W. Linholm,et al. An optimized output stage for MOS integrated circuits , 1975, IEEE Journal of Solid-State Circuits.