Digital Calibration for Gain, Time Skew, and Bandwidth Mismatch in Under-Sampling Time-Interleaved System

This paper presents an all-digital background calibration method for gain, time skew, and bandwidth mismatch in M-channel under-sampling time-interleaved analog-to-digital converters (TI-ADCs) systems. Firstly, the characteristics of offset, gain, time skew, and bandwidth mismatch on the TI-ADCs system are analyzed. Secondly, a parameter vector is constructed to correct gain, time skew, and bandwidth mismatch. Then, the constructed parameter vector is calculated with the bandpass fractional delay filter and least squares (LS) algorithm. Based on the bandpass fractional delay filter, the proposed technique can work for ultra-high frequency signals. Additionally, the constructed parameter vector has a smaller number of filter taps than the derivative filter or Hilbert filter. Therefore, fewer computing resources are used to correct the input signal after obtaining the proposed parameter vector. Finally, there are matrix inversions in the LS algorithm. Additionally, implementing matrix inversion within FPGA is complex. For this reason, solving a system of linear equations is used to replace matrix inversions. The LS algorithm is affected by quantization error and white Gaussian noise. The simulation results verify the effectiveness of the proposed algorithm when the SNR of sub-ADC is from 30 dB to 100 dB or the ENOB of sub-ADC is from 5-bit to 16-bit. They show that the proposed algorithm is not limited by the first sub-ADC Nyquist. Additionally, the measurement results show that the proposed method is effective in the actual time-Interleaved system.

[1]  Jiaqing Zhao,et al.  Joint Error Estimation and Calibration Method of Memory Nonlinear Mismatch for a Four-Channel 16-Bit TIADC System , 2022, Sensors.

[2]  Fan Ye,et al.  A 2.5-GS/s Four-Way-Interleaved Ringamp-Based Pipelined-SAR ADC with Digital Background Calibration in 28-nm CMOS , 2021, Electronics.

[3]  He Tang,et al.  A Timing Mismatch Background Calibration Algorithm With Improved Accuracy , 2021, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Yang Azevedo Tavares,et al.  A Foreground Calibration for M-Channel Time-Interleaved Analog-to-Digital Converters Based on Genetic Algorithm , 2021, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Boris Murmann,et al.  A 7-bit 2 GS/s Time-Interleaved SAR ADC With Timing Skew Calibration Based on Current Integrating Sampler , 2021, IEEE Transactions on Circuits and Systems I: Regular Papers.

[6]  Tony Tae-Hyoung Kim,et al.  Time-Interleaved SAR ADC with Background Timing-Skew Calibration for UWB Wireless Communication in IoT Systems , 2020, Sensors.

[7]  Rui P. Martins,et al.  A Temperature-Stabilized Single-Channel 1-GS/s 60-dB SNDR SAR-Assisted Pipelined ADC With Dynamic Gm-R-Based Amplifier , 2020, IEEE Journal of Solid-State Circuits.

[8]  Tufan Coskun Karalar,et al.  Time‐interleaved SAR ADC design with background calibration , 2020, International journal of circuit theory and applications.

[9]  Cong-Kha Pham,et al.  An Improved All-Digital Background Calibration Technique for Channel Mismatches in High Speed Time-Interleaved Analog-to-Digital Converters , 2020, Electronics.

[10]  Jin Wu,et al.  A Low-Distortion 20 GS/s Four-Channel Time-Interleaved Sample-and-Hold Amplifier in 0.18 μm SiGe BiCMOS , 2019, Electronics.

[11]  Van-Phuc Hoang,et al.  All-Digital Background Calibration Technique for Offset, Gain and Timing Mismatches in Time-Interleaved ADCs , 2019, EAI Endorsed Trans. Ind. Networks Intell. Syst..

[12]  Takuji Miki,et al.  A 2-GS/s 8-bit Time-Interleaved SAR ADC for Millimeter-Wave Pulsed Radar Baseband SoC , 2017, IEEE Journal of Solid-State Circuits.

[13]  Nan Sun,et al.  A 10-b 800-MS/s Time-Interleaved SAR ADC With Fast Variance-Based Timing-Skew Calibration , 2017, IEEE Journal of Solid-State Circuits.

[14]  Jun Ji,et al.  A Condensed Cramer’s Rule for the Minimum-norm Least-squares Solution of Linear Equations , 2012 .

[15]  B. Murmann,et al.  A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration , 2011, 2010 Symposium on VLSI Circuits.

[16]  W. Black,et al.  Time interleaved converter arrays , 1980, 1980 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[17]  B. Sahoo,et al.  Closed-Form Expression for the Combined Effect of Offset, Gain, Timing, and Bandwidth Mismatch in Time-Interleaved ADCs Using Generalized Sampling , 2021, IEEE Transactions on Instrumentation and Measurement.