论文信息 - A novel high-speed 4-bit carry generator with a new structure for arithmetic operations

A novel high-speed 4-bit carry generator with a new structure for arithmetic operations

A new high speed 4-bit carry generator is proposed in this paper. A new structure has been introduced to reduce the delay from inputs to the outputs. Also this structure utilizes less number of transistors and it occupies smaller area size. Proposed structure has been simulated by HSPICE software in a typical 0.18 um CMOS technology and results show that there is a 500ps delay from inputs to output.

Khayrollah Hadidi | Amin Akbari | Mehdi Ghasemzadeh | Neda Mohabbatian | Abdullah Khoei

[1] Nai-Wei Lo,et al. Fault Tolerant Algorithms for Broadcasting on the Star Graph Network , 1997, IEEE Trans. Computers.

[2] Saifur Rahman,et al. Design and Implementation of Low Power 8-bit Carry-look Ahead Adder Using Static CMOS Logic and Adiabatic Logic , 2013 .

[3] Vincenzo Piuri,et al. Pipelined Adders , 1996, IEEE Trans. Computers.

[4] Chingwei Yeh,et al. Fast and compact dynamic ripple carry adder design , 2002, Proceedings. IEEE Asia-Pacific Conference on ASIC,.

[5] Lee-Sup Kim,et al. A 1.67 GHz 32-bit pipelined carry-select adder using the complementary scheme , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[6] Soo-Ik Chae,et al. A 16-bit carry-lookahead adder using reversible energy recovery logic for ultra-low-energy systems , 1999 .

[7] Mary Jane Irwin,et al. Area-time-power tradeoffs in parallel adders , 1996 .