Efficient routability check algorithms for segmented channel routing

The segmented channel-routing problem arises in the context of row-based field programmable gate arrays (FPGAs). Since the K-segment channel-routing problem is NP-complete for K ≥ 2, an efficient algorithm using the weighted bipartite-matching approach is developed for this problem. Connections that;form a maximum clique are chosen first to be routed to the segmented channel. Then, another maximum clique of the remained connections is routed until all connections have been processed. In addition, a powerful “unroutability check” algorithm is uniquely proposed to tell whether the horizontal switches in an interval of the segmented channel are sufficient for routing or not. Hence, we can precisely discriminate the routable and the unroutable ones from all the test cases. As shown in the experiments, average discrimination ratios of 98.8% and 99.4% are obtained for the 2-segmentation and 3-segmentation models, respectively. Moreover, when applying our routing algorithm to the analyzed nonunroutable cases, a routing failure ratio of 1.5% is reported for the 2-segmentation model, compared to Zhu and Wong's 5.9%; also, a routing failure ratio of 0.8% (less than their 4.7%) is obtained for the 3-segmentation model. In total, the routing failure ratio of our routing algorithm is less than 21% of Zhu and Wong's.

[1]  Kaushik Roy A bounded search algorithm for segmented channel routing for FPGA's and associated channel architecture issues , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Naveed A. Sherwani,et al.  New channel segmentation model and associated routing algorithm for high performance FPGAs , 1992, ICCAD.

[3]  Kenneth Steiglitz,et al.  Combinatorial Optimization: Algorithms and Complexity , 1981 .

[4]  A. El Gamal,et al.  An architecture for electrically configurable gate arrays , 1988, Proceedings of the IEEE 1988 Custom Integrated Circuits Conference.

[5]  D. F. Wong,et al.  On channel segmentation design for row-based FPGAs , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[6]  M. Golumbic Algorithmic graph theory and perfect graphs , 1980 .

[7]  R. Möhring Algorithmic graph theory and perfect graphs , 1986 .

[8]  Abbas El Gamal,et al.  Segmented channel routing in nearly as efficient as channel routing (and just as hard) , 1991 .

[9]  Vwani P. Roychowdhury,et al.  Segmented channel routing , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Massoud Pedram,et al.  Design and analysis of segmented routing channels for row-based FPGA's , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  V. Roychowdhury,et al.  Segmented channel routing , 1990, 27th ACM/IEEE Design Automation Conference.

[12]  Martin D. F. Wong,et al.  On channel segmentation design for row-based FPGAs , 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design.

[13]  David S. Johnson,et al.  Computers and Intractability: A Guide to the Theory of NP-Completeness , 1978 .