A CCITT standard 32 kbps ADPCM LSI codec

An LSI ADPCM codec, which is based on the CCITT standard 32 kbps algorithm, has been developed. The LSI chip has been designed as a software controllable signal processor whose architecture is optimized for the CCITT algorithm. A reconfigurable pipeline multiplier-normalizer-accumulator circuit is effectively utilized for realizing complex ADPCM specifications. The LSI chip, implemented by 2.5 µ CMOS technology, dissipates only 90 milliwatts of power.

[1]  Kazunori Ozawa,et al.  A 32 kb/s toll quality ADPCM codec using a single chip signal processor , 1982, ICASSP.

[2]  M. Sato,et al.  A single chip signal processor for CCITT standard ADPCM codec , 1985, 1985 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.