Design of FinFET SRAM Cells Using a Statistical Compact Model

A study of designing FinFET-based SRAM cells using a compact model is reported. Parameters for a multi-gate FET compact model, BSIM-MG are extracted from fabricated n-type and p-type SOI FinFETs. Local mismatch in gate length and fin width is calibrated to electrical measurements of 378 FinFET SRAM cells. The cell design is re-optimized through Monte Carlo statistical simulations. Variation in readability, writability and static leakage of the cell are studied.

[1]  H. Ishiuchi,et al.  Embedded Bulk FinFET SRAM Cell Technology with Planar FET Peripheral Circuit for hp32 nm Node and Beyond , 2006, 2006 Symposium on VLSI Technology, 2006. Digest of Technical Papers..

[2]  C. Pacha,et al.  Layout options for stability tuning of SRAM cells in multi-gate-FET technologies , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[3]  Zheng Guo,et al.  FinFET-based SRAM design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[4]  Hiroyuki Yamauchi.  Prospects for variation tolerant SRAM circuit designs , 2009, 2009 IEEE 8th International Conference on ASIC.

[5]  C. Hu,et al.  BSIM-MG: A Versatile Multi-Gate FET Model for Mixed-Signal Design , 2007, 2007 IEEE Symposium on VLSI Technology.

[6]  Yuhua Cheng,et al.  MOSFET Modeling and Bsim3 User's Guide , 1999 .

[7]  Chenming Hu,et al.  Sub 50-nm FinFET: PMOS , 1999, International Electron Devices Meeting 1999. Technical Digest (Cat. No.99CH36318).