Design of a Radiation Hardened Latch for Low-Power Circuits

As technology node entered the era of nanotechnology, a latch is much more susceptible to soft errors caused by energetic particles in space radiation environment. In order to enhance the Single Event Upset (SEU) -tolerance capability of a latch, this paper presents an interlocking soft error hardened latch (ISEHL) which is suitable for low-power circuits. The proposed latch is based on three C-elements which are errors tolerable, and the logic state of each C-element is determined by the output state of two other C-elements, which constitute an interlocking soft error hardened latch. The simulation results show that the proposed ISEHL latch can not only be applied to clock-gating circuits but also perform with 41% power as well as 95% Power Delay Product (PDP) saving as comparing with the FERST latch which performs an equivalent superior SEU-tolerance ability.

[1]  D. Rossi,et al.  Latch Susceptibility to Transient Faults and New Hardening Approach , 2007, IEEE Transactions on Computers.

[2]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[3]  Ahmad Patooghy,et al.  Low energy single event upset/single event transient-tolerant latch for deep subMicron technologies , 2009, IET Comput. Digit. Tech..

[4]  Dan Alexandrescu,et al.  Low-Cost Highly-Robust Hardened Cells Using Blocking Feedback Transistors , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[5]  Xiaoxuan She,et al.  SEU Tolerant Latch Based on Error Detection , 2012, IEEE Transactions on Nuclear Science.

[6]  SheXiao Xuan,et al.  SEU Hardened Flip-Flop Based on Dynamic Logic , 2013, IEEE Transactions on Nuclear Science.

[7]  Cecilia Metra,et al.  High-Performance Robust Latches , 2010, IEEE Transactions on Computers.

[8]  Fabrizio Lombardi,et al.  Design and Performance Evaluation of Radiation Hardened Latches for Nanoscale CMOS , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Zhan Wen-fa.  A Dual-Interlocked Static Latch Applied to Soft Error Tolerance , 2009 .

[10]  Yu-Sheng Yang,et al.  A low power-delay-product and robust Isolated-DICE based SEU-tolerant latch circuit design , 2014, Microelectron. J..

[11]  P. Marshall,et al.  32 and 45 nm Radiation-Hardened-by-Design (RHBD) SOI Latches , 2011, IEEE Transactions on Nuclear Science.

[12]  Selahattin Sayil,et al.  Single-Event Soft Errors in CMOS Logic , 2012, IEEE Potentials.

[13]  Hideo Ito,et al.  Soft Error Masking Circuit and Latch Using Schmitt Trigger Circuit , 2006, 2006 21st IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[14]  Ken Choi,et al.  Low cost and highly reliable hardened latch design for nanoscale CMOS technology , 2012, Microelectron. Reliab..

[15]  Ken Choi,et al.  High Performance, Low Cost, and Robust Soft Error Tolerant Latch Designs for Nanoscale CMOS Technology , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Tsung-Yi Ho,et al.  Timing-aware clock gating of pulsed-latch circuits for low power design , 2013, 2013 International Symposium onVLSI Design, Automation, and Test (VLSI-DAT).

[17]  Peter Hazucha,et al.  Characterization of soft errors caused by single event upsets in CMOS processes , 2004, IEEE Transactions on Dependable and Secure Computing.

[18]  Robert Baumann,et al.  Soft errors in advanced computer systems , 2005, IEEE Design & Test of Computers.