FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm

This paper presents a high throughput digital design of the 128-bit Advanced Encryption Standard (AES) algorithm based on the 2-slow retiming technique on FPGA. The C-slow retiming is a well-known optimization and high performance technique. It can enhance designs with feedback loops and automatically rebalances the registers in the design. The C-slow retiming can break the critical path of the design into finer pieces to improve the throughput of the design. The complexity of the C-slow retiming on FPGA is to find the best register allocation in the data path of the design so that by increasing the number of registers, relocation of the registers to balance the AES architecture be in the best mode, and the critical path be optimally pipelined and improved. In this paper, architecture of the AES algorithm is implemented in the gate level by high-speed and breakable structures that are desirable for the 2-slow retiming. The Mix-columns transformation is implemented based on multiplication by constants 2 and 3 modules with combinational logic circuits. This work has been successfully verified and synthesized using Xilinx ISE 11 byVirtex-5, XC5VLX85 FPGA. The proposed implementation achieves a high throughput of 86Gb/s and high maximum operation frequency of 671.524MHz whereas the highest throughput and the highest operation frequency reported in the literature are 73.737Gb/s and 576.07MHz, respectively.

[1]  K. Wiatr,et al.  AES hardware implementation in FPGA for algorithm acceleration purpose , 2008, 2008 International Conference on Signals and Electronic Systems.

[2]  Bahram Rashidi,et al.  Implementation of An Optimized and Pipelined Combinational Logic Rijndael S-Box on FPGA , 2013 .

[3]  José G. Delgado-Frias,et al.  FPGA schemes for minimizing the power-throughput trade-off in executing the Advanced Encryption Standard algorithm , 2010, J. Syst. Archit..

[4]  John Wawrzynek,et al.  Post-placement C-slow retiming for the xilinx virtex FPGA , 2003, FPGA '03.

[5]  Jian-Hong Chen,et al.  Reconfigurable system for high-speed and diversified AES using FPGA , 2007, Microprocess. Microsystems.

[6]  S. Suresh Kumar,et al.  FPGA implementation of AES algorithm for high throughput using folded parallel architecture , 2014, Secur. Commun. Networks.

[7]  S.M. Farhan,et al.  Low Power Area Efficient High Data Rate 16-bit ABS Crypto Processor , 2006, 2006 International Conference on Microelectronics.

[8]  Namin Yu,et al.  Investigation of compact hardware implementation of the advanced encryption standard , 2005, Canadian Conference on Electrical and Computer Engineering, 2005..

[9]  Nalini C. Iyer,et al.  Efficient Hardware Architectures for AES on FPGA , 2011 .

[10]  M.R.M. Rizk,et al.  Optimized Area and Optimized Speed Hardware Implementations of AES on FPGA , 2007, 2007 2nd International Design and Test Workshop.

[11]  Tim Good,et al.  Pipelined AES on FPGA with support for feedback modes (in a multi-channel environment) , 2007, IET Inf. Secur..

[12]  Chung-Cheng Hsieh,et al.  Embedded a low area 32-bit AES for image encryption/decryption application , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[13]  Qing. Li,et al.  Semi-Physical Simulation of RR/S Attitude Algorithm Based on Non-Holonomic IMU , 2009 .

[14]  Ahmed Moussa,et al.  Self-Partial and Dynamic Reconfiguration Implementation for AES using FPGA , 2009, ArXiv.

[15]  Matti Tommiska,et al.  A fully pipelined memoryless 17.8 Gbps AES-128 encryptor , 2003, FPGA '03.

[16]  Trang Hoang,et al.  An Efficient FPGA Implementation of the Advanced Encryption Standard Algorithm , 2012, 2012 IEEE RIVF International Conference on Computing & Communication Technologies, Research, Innovation, and Vision for the Future.

[17]  Roy Paily,et al.  An Area-Throughput Efficient FPGA Implementation of the Block Cipher AES Algorithm , 2009, 2009 International Conference on Advances in Computing, Control, and Telecommunication Technologies.

[18]  Miguel A. Vega-Rodríguez,et al.  A new methodology to implement the AES algorithm using partial and dynamic reconfiguration , 2010, Integr..

[19]  Amandeep Kaur,et al.  FPGA Implementation of Efficient Hardware for the Advanced Encryption Standard , 2013 .

[20]  Jean-Didier Legat,et al.  Efficient Implementation of Rijndael Encryption in Reconfigurable Hardware: Improvements and Design Tradeoffs , 2003, CHES.

[21]  Xinggang Wang,et al.  Pipelined implementation of AES encryption based on FPGA , 2010, 2010 IEEE International Conference on Information Theory and Information Security.

[22]  M. Tech,et al.  A Novel Approach of Area Optimized and pipelined FPGA Implementation of AES Encryption and Decryption , 2013 .

[23]  Keshab K. Parhi,et al.  High-speed VLSI architectures for the AES algorithm , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[24]  Ishak Aris,et al.  Design of an ultra high speed AES processor for next generation IT security , 2011, Comput. Electr. Eng..

[25]  M. Liberatori,et al.  AES-128 Cipher. High Speed, Low Cost FPGA Implementation , 2007, 2007 3rd Southern Conference on Programmable Logic.

[26]  Chi-Jeng Chang,et al.  8-bit AES FPGA Implementation using Block RAM , 2007, IECON 2007 - 33rd Annual Conference of the IEEE Industrial Electronics Society.

[27]  Chi-Jeng Chang,et al.  8-bit AES Implementation in FPGA by Multiplexing 32-bit AES Operation , 2007, The First International Symposium on Data, Privacy, and E-Commerce (ISDPE 2007).

[28]  Chih-Peng Fan,et al.  FPGA IMPLEMENTATIONS OF HIGH THROUGHPUT SEQUENTIAL AND FULLY PIPELINED AES ALGORITHM , 2008 .

[29]  Mg Suresh,et al.  Area Optimized and Pipelined FPGA Implementation of AES Encryption and Decryption , 2012 .

[30]  Kamal El-Sankary,et al.  High-Speed AES Encryptor With Efficient Merging Techniques , 2010, IEEE Embedded Systems Letters.

[31]  A.M. Youssef,et al.  An area optimized implementation of the Advanced Encryption Standard , 2008, 2008 International Conference on Microelectronics.

[32]  S. Bataineh,et al.  High Performance AES Design using Pipelining Structure over GF((24)2) , 2007, 2007 IEEE International Conference on Signal Processing and Communications.

[33]  L M Patnaik,et al.  DESIGN AND IMPLEMENTATION OF ADVANCED ENCRYPTION ALGORITHM WITH FPGA AND ASIC , 2013 .

[34]  Chi-Jeng Chang,et al.  Compact FPGA implementation of 32-bits AES algorithm using Block RAM , 2007, TENCON 2007 - 2007 IEEE Region 10 Conference.

[35]  Chung-Cheng Hsieh,et al.  High throughput 32-bit AES implementation in FPGA , 2008, APCCAS 2008 - 2008 IEEE Asia Pacific Conference on Circuits and Systems.

[36]  Samir El Adib,et al.  AES Encryption Algorithm Hardware Implementation Architecture: Resource and Execution Time Optimization , 2012 .

[37]  Franc Novak,et al.  A compact AES core with on-line error-detection for FPGA applications with modest hardware resources , 2011, Microprocess. Microsystems.

[38]  Xiaoni Li,et al.  Improved method to increase AES system speed , 2009, 2009 9th International Conference on Electronic Measurement & Instruments.

[39]  Seong-Moo Yoo,et al.  An AES crypto chip using a high-speed parallel pipelined architecture , 2005, Microprocess. Microsystems.

[40]  C. Tanougast,et al.  Comparison of various strategies of implementation of the algorithm of encryption AES on FPGA , 2006, 2006 IEEE International Symposium on Industrial Electronics.

[41]  Renu Vig,et al.  Efficient Implementation of AES Algorithm in FPGA Device , 2007, International Conference on Computational Intelligence and Multimedia Applications (ICCIMA 2007).

[42]  Guochu Shou,et al.  High Throughput, Pipelined Implementation of AES on FPGA , 2009, 2009 International Symposium on Information Engineering and Electronic Commerce.

[43]  Ingrid Verbauwhede,et al.  A 21.54 Gbits/s fully pipelined AES processor on FPGA , 2004, 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines.

[44]  Mostafa I. Soliman,et al.  FPGA implementation and performance evaluation of a high throughput crypto coprocessor , 2011, J. Parallel Distributed Comput..

[45]  Zhang Qitao.  On a Hardware Implementing Method of the Optimized AES Encryption Algorithm , 2010, 2010 Second International Conference on Multimedia and Information Technology.

[46]  Hongge Li,et al.  Cell array reconfigurable architecture for high-efficiency AES system , 2012, Microelectron. Reliab..

[47]  S. Elramly,et al.  An efficient implementation of CBC mode Rijndeal AES on an FPGA , 2008, 2008 National Radio Science Conference.

[48]  Narendra V. Shenoy,et al.  Retiming: Theory and practice , 1997, Integr..

[49]  Tim Good,et al.  AES on FPGA from the Fastest to the Smallest , 2005, CHES.

[50]  Shuenn-Shyang Wang,et al.  An efficient FPGA implementation of advanced encryption standard algorithm , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[51]  Cheng-Wen Wu,et al.  A high-throughput low-cost AES processor , 2003, IEEE Communications Magazine.