Vertical isolation in shallow n-well CMOS circuits
暂无分享,去创建一个
This letter examines vertical punchthrough in a shallow conventional n-well suitable for use in high-packing-density VLSI CMOS circuits. It is shown that full vertical isolation can be maintained even when the well beneath a p+ diffusion is completely depleted-that is the p+-to-n-well and n-well-to-p-substrate depletion regions meet-and that this offers an advantage in terms of p+ junction capacitance. However, if thin p-on-p+ epitaxial substrate material is used for latch-up suppression, then vertical isolation can be severely degraded. This effect ultimately limits the thickness of the epitaxial layer and hence the degree of latch-up protection.
[1] A.G. Lewis,et al. Shallow p-wells for fine dimension CMOS circuits , 1983, IEEE Transactions on Electron Devices.
[2] W. N. Grant,et al. Elimination of latch up in bulk CMOS , 1980, 1980 International Electron Devices Meeting.
[3] Alan G. Lewis,et al. Scaling CMOS Technologies with Constant Latch-Up Immunity , 1986, 1986 Symposium on VLSI Technology. Digest of Technical Papers.
[4] R.A. Martin,et al. A new process for one micron and finer CMOS , 1985, 1985 International Electron Devices Meeting.