论文信息 - A Fast-Locking CDR Circuit with an Autonomously Reconfigurable Charge Pump and Loop Filter

A Fast-Locking CDR Circuit with an Autonomously Reconfigurable Charge Pump and Loop Filter

This paper presents the design of a phase-locked loop (PLL) based clock and data recovery (CDR) circuit that meets fast locking and low jitter. We reduce the locking time of a CDR circuit using a new autonomously reconfigurable charge pump and loop filter in a 1.25 Gb/s CDR circuit. An experimental prototype was implemented in a 0.18 mum standard CMOS technology. A receiver that incorporates our CDR circuit has an active area of 380 mum times 350 mum.

[1] Beomsup Kim,et al. A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.

[2] Yong Hoon Lee,et al. Optimum phase-acquisition technique for charge-pump PLL , 1997 .

[3] Roland E. Best. Phase-locked loops : design, simulation, and applications , 2003 .

[4] Roland E. Best. Phase-Locked Loops , 1984 .

[5] Craig M. Davis,et al. A Fast Locking Scheme for PLL Frequency Synthesizers , 1995 .

[6] L. C. Liu,et al. Fast locking scheme for PLL frequency synthesiser , 2004 .

[7] Wei-Bin Yang,et al. A dual-slope phase frequency detector and charge pump architecture to achieve fast locking of phase-locked loop , 2003 .

[8] J. Lundberg,et al. An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .

[9] B. Razavi. Monolithic phase-locked loops and clock recovery circuits : theory and design , 1996 .