Quality-driven model-based architecture synthesis for real-time embedded SoCs

The recent spectacular progress in modern microelectronics created a big stimulus towards development of embedded systems. Unfortunately, it also introduced unusual complexity which results in many serious issues that cannot be resolved without new more adequate development methods and electronic design automation tools for the system-level design. This paper discusses the problem of an efficient model-based multi-objective optimal architecture synthesis for complex hard real-time embedded systems, when using as an example a system-level architecture exploration and synthesis method that we developed.

[1]  Niraj K. Jha,et al.  MOGAC: a multiobjective genetic algorithm for hardware-software cosynthesis of distributed embedded systems , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Lech Jozwiak.  Life-inspired systems , 2004 .

[3]  David E. Goldberg,et al.  Genetic Algorithms in Search Optimization and Machine Learning , 1988 .

[4]  Jacques Rouillard,et al.  Current Issues in Electronic Modeling , 1997 .

[5]  Peter Pirsch,et al.  A formal approach for the optimization of heterogeneous multiprocessors for complex image processing schemes , 1995, Proceedings of EURO-DAC. European Design Automation Conference.

[6]  Peter J. Fleming,et al.  Multiobjective genetic algorithms made easy: selection sharing and mating restriction , 1995 .

[7]  David E. Goldberg,et al.  Parallel Recombinative Simulated Annealing: A Genetic Algorithm , 1995, Parallel Comput..

[8]  Henk Corporaal,et al.  Design space exploration algorithm for heterogeneous multi-processor embedded system design , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[9]  Alice C. Parker,et al.  SOS: Synthesis of application-specific heterogeneous multiprocessor systems , 2001, J. Parallel Distributed Comput..

[10]  Pierre Lescuyer,et al.  UMTS: Origins, Architecture and the Standard , 2003, Computer Communications and Networks.

[11]  Kiyoung Choi,et al.  Hardware-software cosynthesis for run-time incrementally reconfigurable FPGAs , 2000, ASP-DAC '00.

[12]  N.K. Jha,et al.  CORDS: hardware-software co-synthesis of reconfigurable real-time distributed embedded systems , 1998, 1998 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (IEEE Cat. No.98CB36287).

[13]  Alok N. Choudhary,et al.  An algorithm for synthesis of large time-constrained heterogeneous adaptive systems , 2001, TODE.

[14]  Paul Ward,et al.  Structured Development for Real-Time Systems , 1986 .

[15]  Pao-Ann Hsiung,et al.  CMAPS: a cosynthesis methodology for application-oriented parallel systems , 2000, TODE.

[16]  Marilyn Wolf,et al.  An architectural co-synthesis algorithm for distributed, embedded computing systems , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[17]  Bharat P. Dave.  CRUSADE: hardware/software co-synthesis of dynamically reconfigurable heterogeneous real-time distributed embedded systems , 1999 .

[18]  Lech Józwiak,et al.  Genetic engineering versus natural evolution: Genetic algorithms with deterministic operators , 2002, J. Syst. Archit..

[19]  Niraj K. Jha,et al.  COSYN: Hardware-software co-synthesis of heterogeneous distributed embedded systems , 1999, IEEE Trans. Very Large Scale Integr. Syst..

[20]  Rolf Ernst,et al.  An approach to mixed systems co-synthesis , 1997, Proceedings of 5th International Workshop on Hardware/Software Co Design. Codes/CASHE '97.

[21]  Niraj K. Jha,et al.  COHRA: hardware-software cosynthesis of hierarchical heterogeneous distributed embedded systems , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[22]  David Abramson,et al.  Automated synthesis of interleaved memory systems for custom computing machines , 1998, Proceedings. 24th EUROMICRO Conference (Cat. No.98EX204).

[23]  Yanbing Li,et al.  Hardware-software co-design of embedded reconfigurable architectures , 2000, DAC.

[24]  Lech Józwiak,et al.  Quality-driven design in the system-on-a-chip era: Why and how? , 2001, J. Syst. Archit..

[25]  S French,et al.  Multicriteria Methodology for Decision Aiding , 1996 .

[26]  Juha-Pekka Soininen,et al.  InCo : an interactive codesign framework for real-time embedded systems , 1998 .

[27]  Ranga Vemuri,et al.  An Iterative Algorithm for Hardware-Software Partitioning, Hardware Design Space Exploration and Scheduling , 2000, Des. Autom. Embed. Syst..

[28]  Giovanni De Micheli,et al.  Hardware-software cosynthesis for digital systems , 1993, IEEE Design & Test of Computers.

[29]  Martin Sauter,et al.  Communication Systems for the Mobile Information Society , 2006 .

[30]  Xiaobo Hu,et al.  Configuration-level hardware/software partitioning for real-time embedded systems , 1994, Third International Workshop on Hardware/Software Codesign.

[31]  Lech Józwiak.  Life-Inspired Systems and Their Quality-Driven Design , 2006, ARCS.

[32]  Debanjan Saha,et al.  Hardware software partitioning using genetic algorithm , 1997, Proceedings Tenth International Conference on VLSI Design.

[33]  Jan Madsen,et al.  PACE: a dynamic programming algorithm for hardware/software partitioning , 1996, Proceedings of 4th International Workshop on Hardware/Software Co-Design. Codes/CASHE '96.

[34]  Joost Engelfriet,et al.  Elementary Net Systems , 1996, Applications and Theory of Petri Nets.

[35]  Kalyanmoy Deb,et al.  Multi-objective optimization using evolutionary algorithms , 2001, Wiley-Interscience series in systems and optimization.

[36]  Armin Bender,et al.  Design of an optimal loosely coupled heterogeneous multiprocessor system , 1996, Proceedings ED&TC European Design and Test Conference.

[37]  Francky Catthoor,et al.  Custom Memory Management Methodology , 1998, Springer US.

[38]  Nikil D. Dutt,et al.  Code Transformations for Data Transfer and Storage Exploration Preprocessing in Multimedia Processors , 2001, IEEE Des. Test Comput..

[39]  Lech Józwiak,et al.  Advanced AI Search Techniques in Modern Digital Circuit Synthesis , 2003, Artificial Intelligence Review.

[40]  Niraj K. Jha,et al.  Hardware-software co-synthesis of fault-tolerant real-time distributed embedded systems , 1995, Proceedings of EURO-DAC. European Design Automation Conference.

[41]  Paul T. Ward,et al.  The transformation schema: An extension of the data flow diagram to represent control and timing , 1986, IEEE Transactions on Software Engineering.

[42]  Lech Jozwiak,et al.  Modern concepts of quality and their relationship to design reuse and model libraries , 1995 .

[43]  Jürgen Teich,et al.  An evolutionary approach to system-level synthesis , 1997, Proceedings of 5th International Workshop on Hardware/Software Co Design. Codes/CASHE '97.

[44]  Erik Brockmeyer,et al.  Data and memory optimization techniques for embedded systems , 2001, TODE.

[45]  Francky Catthoor,et al.  Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design , 1998 .

[46]  Sa Sien-An Ong,et al.  System-level design decision-making for real-time embedded systems , 2004 .

[47]  Juanjo Noguera,et al.  HW/SW codesign techniques for dynamically reconfigurable architectures , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[48]  Krzysztof Kuchcinski.  Embedded system synthesis by timing constraints solving , 1997, Proceedings. Tenth International Symposium on System Synthesis (Cat. No.97TB100114).

[49]  Wayne Wolf,et al.  Communication synthesis for distributed embedded systems , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[50]  Juanjo Noguera,et al.  A HW/SW partitioning algorithm for dynamically reconfigurable architectures , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[51]  Soonhoi Ha,et al.  A hardware-software cosynthesis technique based on heterogeneous multiprocessor scheduling , 1999, CODES '99.