LOCld65, a Dual-Channel VCSEL Driver ASIC for Detector Front-End Readout

We present the design and the test results of a dual-channel vertical-cavity surface-emitting laser (VCSEL) driver application-specific integrated circuit (ASIC) LOCld65 for detector front-end readout. LOCld65 is designed in a commercial 65-nm CMOS technology with a power supply of 1.2 V. LOCld65 contains two separate channels with the same structure and the two channels share an I2C slave. Each channel consists of an input amplifier, four stages of limiting amplifiers (LAs), a high-current output driver, and a bias-current generator. In order to extend the bandwidth, the input amplifier uses an inductive peaking technique and the LAs use a shared inductive peaking technique. The input amplifier and the output driver each utilize a continuous-time linear equalizer (CTLE). The LAs employ active feedback. The modulation current, the bias current, the peaking strength of the CTLEs, and the feedback strength of LAs are programmable through an I2C interface. In order to protect from the radiation damage, the I2C slave is implemented with triple modular redundancy. Each channel of LOCld65 is tested to operate up to 14 Gb/s with typical power dissipations (the VCSEL included) of 68.3 and 62.1 mW/channel at the VCSEL voltages of 3.3 and 2.5 V, respectively. LOCld65 survives 4.9 kGy(SiO2). LOCld65 is an excellent match for the serializer-deserializer ASIC low power giga bit transceiver in single- or dual-channel optical transmitters in high-luminosity Large Hadron Collider (HL-LHC) upgrade applications.

[1]  Ping Gui,et al.  LDQ10: a compact ultra low-power radiation-hard 4 × 10 Gb/s driver array , 2017 .

[2]  Isabelle Wingerter-Seez,et al.  ATLAS Liquid Argon Calorimeter Phase-I Upgrade Technical Design Report , 2013 .

[3]  Liang-Hung Lu,et al.  A 10-Gb/s Inductorless CMOS Limiting Amplifier With Third-Order Interleaving Active Feedback , 2007, IEEE Journal of Solid-State Circuits.

[4]  Guangming Huang,et al.  Optical data transmission ASICs for the high-luminosity LHC (HL-LHC) experiments , 2014 .

[5]  Philippe Farthouat,et al.  ATLAS policy on radiation tolerant electronics , 1997 .

[6]  K. K. Gan.  Joint ATLAS-CMS Working Group on Opto- Electronics for SLHC Lessons Learned and to be Learned from LHC , 2007 .

[7]  N. Seguin-Moreau,et al.  Radiation qualification of the front-end electronics for the readout of the ATLAS liquid argon calorimeters , 2008 .

[8]  Ping Gui,et al.  A Compact Low-Power Driver Array for VCSELs in 65-nm CMOS Technology , 2017, IEEE Transactions on Nuclear Science.

[9]  Paulo Moreira,et al.  Developments of two 4 × 10 Gb/s VCSEL array drivers in 65 nm CMOS for HEP experiments , 2017 .

[10]  F Vasey,et al.  Joint ATLAS-CMS working group on optical links. Lessons learned and to be learned from LHC , 2007 .

[11]  Chih-Chang Lin,et al.  8.4 A 28Gb/s 1pJ/b shared-inductor optical receiver with 56% chip-area reduction in 28nm CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).

[12]  Hao Xu.  The trigger readout electronics for the Phase-I upgrade of the ATLAS Liquid Argon calorimeters , 2017 .

[13]  Ping Gui,et al.  GBLD10+: a compact low-power 10 Gb/s VCSEL driver , 2016 .

[14]  Francois Vasey,et al.  The VTRx+, an optical link module for data transmission at HL-LHC , 2018 .

[15]  Quan Pan,et al.  A 41-mW 30-Gb/s CMOS optical receiver with digitally-tunable cascaded equalization , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[16]  Chen Ji,et al.  High volume 850nm oxide VCSEL development for high bandwidth optical data link applications , 2009, OPTO.

[17]  Hs Hayward,et al.  ATLAS Phase-II Upgrade Scoping Document , 2015 .

[18]  Michael Frueh,et al.  Design Of Integrated Circuits For Optical Communications , 2016 .

[19]  S.. Gondi,et al.  Equalization and Clock and Data Recovery Techniques for 10-Gb/s CMOS Serial-Link Receivers , 2007, IEEE Journal of Solid-State Circuits.

[20]  Lei Zhou,et al.  A W-band CMOS Receiver Chipset for Millimeter-Wave Radiometer Systems , 2011, IEEE Journal of Solid-State Circuits.

[21]  Lauri Olantera,et al.  Versatile transceiver production and quality assurance , 2017 .

[22]  Behzad Razavi,et al.  A 40-Gb/s 9.2-mW CMOS equalizer , 2015, 2015 Symposium on VLSI Circuits (VLSI Circuits).

[23]  Michael E. Jones,et al.  The versatile link, a common project for super-LHC , 2009 .

[24]  Guangming Huang,et al.  Mid-board miniature dual channel optical transmitter MTx and transceiver MTRx , 2016 .