The design of wideband and low-power CMOS active polyphase filter and its application in RF double-quadrature receivers

In this work, a new technique to implement the transfer function of polyphase filter with CMOS active components is proposed and analyzed. In the proposed polyphase filter structure, the currents mirrored from capacitors and the transistors in a single-stage are used to realize high-pass and low-pass functions, respectively. The multistage structure expands the frequency bandwidth to more than 20 MHz. Furthermore, a constant-gm bias circuit is employed to decrease the sensitivity of image rejection to temperature and process variations. HSPICE simulations are performed to confirm the performance. With the current-mode operation, the low-voltage version of proposed active polyphase filters was designed. It can be operated at 1-V power supply with similar performance but with only 50% of the power dissipation of the normal-voltage version. The proposed four-stage polyphase filter is fabricated in 0.25-/spl mu/m CMOS 1P5M technology. The measured image rejection ratio is higher than -48 dB at frequencies of 6.1 MHz/spl sim/30 MHz. The measured voltage gain is 6.6 dB at 20 MHz and IIP3 is 8 dBm. The power dissipation is 11 mW at a supplied voltage of 2.5 V and the active chip area is 1162/spl times/813 /spl mu/m/sup 2/.

[1]  Michiel Steyaert,et al.  A single-chip 900 MHz CMOS receiver front-end with a high performance low-IF topology , 1995, IEEE J. Solid State Circuits.

[2]  Chung-Yu Wu,et al.  A 5-GHz CMOS double-quadrature receiver for IEEE 802.11a applications , 2003, 2003 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.03CH37408).

[3]  A.A. Abidi,et al.  A 2.4-GHz low-IF receiver for wideband WLAN in 6-/spl mu/m CMOS-architecture and front-end , 2000, IEEE Journal of Solid-State Circuits.

[4]  A. Abidi,et al.  A 900 MHz dual conversion low-IF GSM receiver in 0.35 /spl mu/m CMOS , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[5]  H. F. Ragaie,et al.  RC sequence asymmetric polyphase networks for RF integrated transceivers , 2000 .

[6]  J.C. Leete,et al.  A 2.4 GHz CMOS transceiver for Bluetooth , 2001, 2001 IEEE Radio Frequency Integrated Circuits (RFIC) Symposium (IEEE Cat. No.01CH37173).

[7]  M. Steyaert,et al.  An analog integrated polyphase filter for a high performance low-IF receiver , 1995, Digest of Technical Papers., Symposium on VLSI Circuits..

[8]  Asad A. Abidi,et al.  A 900 MHz dual conversion low-IF GSM receiver in 0.35 μm CMOS , 2001 .

[9]  A. Abidi,et al.  A 2 . 4-GHz Low-IF Receiver for Wideband WLAN in 0 . 6-m CMOS — Architecture and Front-End , 2000 .

[10]  Chung-Yu Wu,et al.  A 5-GHz CMOS double-quadrature receiver front-end with single-stage quadrature generator , 2004, IEEE Journal of Solid-State Circuits.

[11]  J.M. Steininger.  Understanding wide-band MOS transistors , 1990, IEEE Circuits and Devices Magazine.

[12]  P. Andreani,et al.  A CMOS gm-C polyphase filter with high image band rejection , 2000, Proceedings of the 26th European Solid-State Circuits Conference.

[13]  Asad A. Abidi,et al.  CMOS mixers and polyphase filters for large image rejection , 2001, IEEE J. Solid State Circuits.

[14]  Edgar Sanchez-Sinencio,et al.  A pseudo differential complex filter for Bluetooth with frequency tuning , 2003, IEEE Trans. Circuits Syst. II Express Briefs.