Power analysis of TH23 null conventional logic
暂无分享,去创建一个
[1] Naoya Onizawa,et al. Design and Evaluation of a NULL-Convention Circuit Based on Dual-Rail Current-Mode Differential Logic , 2006, IEICE Trans. Electron..
[2] Scott C. Smith,et al. Completion-Completeness for NULL Convention Digital Circuits Utilizing the Bit-Wise Completion Strategy , 2003, VLSI.
[3] Minsu Choi,et al. Design and characterization of null convention self-timed multipliers , 2003, IEEE Design & Test of Computers.
[4] Karl Fant. Logically Determined Design: Clockless System Design with NULL Convention Logic , 2005 .
[5] Scott C. Smith,et al. Design and Characterization of NULL Convention Arithmetic Logic Units , 2007, VLSI.
[6] David E. Muller. Asynchronous logics and application to information processing , 1962 .
[7] C. Traver,et al. Cell designs for self-timed FPGAs , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).
[8] Abbas Vafaei,et al. Quantum-dot Cellular Automata Serial Adder Design Exploiting Null Convention Logic , 2008 .
[9] Scott A. Brandt,et al. NULL Convention Logic/sup TM/: a complete and consistent logic for asynchronous digital circuit synthesis , 1996, Proceedings of International Conference on Application Specific Systems, Architectures and Processors: ASAP '96.
[10] John Teifel,et al. An asynchronous dataflow FPGA architecture , 2004, IEEE Transactions on Computers.