Generalized Earliest-First Fast Addition Algorithm

This paper presents a generalized earliest-first (GEF) addition algorithm to accelerate carry propagation addition (CPA). A set of operators and notations have been developed to describe and analyze traditional carry-lookahead or conditional-sum-based algorithms. The proposed GEF algorithm schedules bit-level operations of CPA in an earliest-first manner to reduce the overall latency. With the aid of the developed operators and notations, the algorithm can be generalized to any algorithm based on carry-lookahead or conditional-sum rule. An adder generated by using the GEF algorithm outperforms traditional algorithms when inputs do not arrive simultaneously.

[1]  Kuo-Hsing Cheng,et al.  The improvement of conditional sum adder for low power applications , 1998, Proceedings Eleventh Annual IEEE International ASIC Conference (Cat. No.98TH8372).

[2]  Kai Hwang,et al.  Computer arithmetic: Principles, architecture, and design , 1979 .

[3]  Per Andersson,et al.  Techniques for fast CMOS-based conditional sum adders , 1994, Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computers and Processors.

[4]  Chein-Wei Jen,et al.  On the study of logarithmic time parallel adders , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[5]  Jack Sklansky,et al.  Conditional-Sum Addition Logic , 1960, IRE Trans. Electron. Comput..

[6]  Neil Weste,et al.  Principles of CMOS VLSI Design , 1985 .

[7]  Tomás Lang,et al.  Fast Multiplication Without Carry-Propagate Addition , 1990, IEEE Trans. Computers.

[8]  H. T. Kung,et al.  A Regular Layout for Parallel Adders , 1982, IEEE Transactions on Computers.

[9]  Mary Jane Irwin,et al.  ELM-A Fast Addition Algorithm Discovered by a Program , 1992, IEEE Trans. Computers.

[10]  Mary Jane Irwin,et al.  Area-time-power tradeoffs in parallel adders , 1996 .

[11]  Chein-Wei Jen,et al.  High-Speed Booth Encoded Parallel Multiplier Design , 2000, IEEE Trans. Computers.

[12]  H. Kunz,et al.  High-Performance Adder Circuit Generators in Parameterized Structural VHDL , 1996 .

[13]  Kamran Eshraghian,et al.  Principles of CMOS VLSI Design: A Systems Perspective , 1985 .

[14]  Hosahalli R. Srinivas,et al.  VLSI implementation of a 200-MHz 16/spl times/16 left-to-right carry-free multiplier in 0.35 /spl mu/m CMOS technology for next-generation DSPs , 1997, Proceedings of CICC 97 - Custom Integrated Circuits Conference.