A 2.5 Gbps, 10-Lane, Low-Power, LVDS Transceiver in 28 nm CMOS Technology

This paper presents a 2.5 Gbps 10-lane low-power low voltage differential signaling (LVDS) transceiver for a high-speed serial interface. In the transmitter, a complementary MOS H-bridge output driver with a common mode feedback (CMFB) circuit was used to achieve a stipulated common mode voltage over process, voltage and temperature (PVT) variations. The receiver was composed of a pre-stage common mode voltage shifter and a rail-to-rail comparator. The common mode voltage shifter with an error amplifier shifted the common mode voltage of the input signal to the required range, thereby the following rail-to-rail comparator obtained the maximum transconductance to recover the signal. The chip was fabricated using SMIC 28 nm CMOS technology, and had an area of 1.46 mm2. The measured results showed that the output swing of the transmitter was around 350 mV, with a root-mean-square (RMS) jitter of 3.65 ps@2.5 Gbps, and the power consumption of each lane was 16.51 mW under a 1.8 V power supply.

[1]  John Choma,et al.  A continuous-time common-mode feedback circuit (CMFB) for high-impedance current-mode applications , 2000 .

[2]  Bretislav Sevcik,et al.  Time-domain pre-emphasis technique based on pulse-width modulation scheme , 2011, 2011 34th International Conference on Telecommunications and Signal Processing (TSP).

[3]  Ali Asghar,et al.  A configurable 2-Gbps LVDS transceiver in 150-nm CMOS with pre-emphasis, equalization, and slew rate control , 2017, Int. J. Circuit Theory Appl..

[4]  Suhwan Kim,et al.  A 2.1-Gb/s 12-Channel Transmitter With Phase Emphasis Embedded Serializer for 55-in UHD Intra-Panel Interface , 2018, IEEE Journal of Solid-State Circuits.

[5]  Davide Marano,et al.  A New Compact Low-Power High-Speed Rail-to-Rail Class-B Buffer for LCD Applications , 2010, Journal of Display Technology.

[6]  Francesco De Canio,et al.  Characterization of an LVDS Link in 28 nm CMOS for Multi-Purpose Pattern Recognition , 2018, 2018 IEEE International Symposium on Circuits and Systems (ISCAS).

[7]  Khaldoon Abugharbieh,et al.  A power efficient 3-Gbits/s 1.8V PMOS-based LVDS output driver , 2012, 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012).

[8]  Giacomo Alberto Graceffa,et al.  A 400 Mbps radiation hardened by design LVDS compliant driver and receiver , 2016, 2016 IEEE International Conference on Electronics, Circuits and Systems (ICECS).

[9]  Zhenan Tang,et al.  Improvement to the signaling interface for CMOS pixel sensors , 2016 .

[10]  Francesco De Canio,et al.  Design of LVDS driver and receiver in 28 nm CMOS technology for Associative Memories , 2017, 2017 6th International Conference on Modern Circuits and Systems Technologies (MOCAST).

[11]  J. Silva-Martinez,et al.  Low-voltage low-power LVDS drivers , 2005, IEEE Journal of Solid-State Circuits.

[12]  Hari Shanker Gupta,et al.  High speed LVDS driver for SERDES , 2009, 2009 International Conference on Emerging Trends in Electronic and Photonic Devices & Systems.

[13]  Priti Gosatwar,et al.  Design of voltage level shifter for multi-supply voltage design , 2016, 2016 International Conference on Communication and Signal Processing (ICCSP).

[14]  Fei Zhao,et al.  A full-integrated LVDS transceiver in 0.5µm CMOS technology , 2014, 2014 9th IEEE Conference on Industrial Electronics and Applications.

[15]  Ravindra Ayyagari,et al.  Low power LVDS transmitter design and analysis , 2014, The 20th Asia-Pacific Conference on Communication (APCC2014).

[16]  Jian Wang,et al.  Design of a power efficient self-adaptive LVDS driver , 2018, IEICE Electron. Express.

[17]  Qisheng Zhang,et al.  Dynamic data transmission technology for expendable current profiler based on low-voltage differential signaling , 2017 .

[18]  Lini Lee,et al.  A fully integrated and high precision 350 mV amplitude regulated LVDS transmitter compensating PVT variations , 2018, Microelectron. J..

[19]  Edgar Sanchez-Sinencio,et al.  A fully balanced pseudo-differential OTA with common-mode feedforward and inherent common-mode feedback detector , 2003, IEEE J. Solid State Circuits.

[20]  Daniel Arbet,et al.  Design and Performance Analysis of Ultra-Low Voltage Rail-to-Rail Comparator in 130 nm CMOS Technology , 2018, 2018 IEEE 21st International Symposium on Design and Diagnostics of Electronic Circuits & Systems (DDECS).

[21]  Bernabé Linares-Barranco,et al.  On Multiple AER Handshaking Channels Over High-Speed Bit-Serial Bidirectional LVDS Links With Flow-Control and Clock-Correction on Commercial FPGAs for Scalable Neuromorphic Systems , 2017, IEEE Transactions on Biomedical Circuits and Systems.

[22]  Marco Lanuzza,et al.  Low-Power Level Shifter for Multi-Supply Voltage Designs , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[23]  Seema Verma,et al.  A methodology for designing LVDS interface system , 2016, 2016 Sixth International Symposium on Embedded Computing and System Design (ISED).

[24]  Yuehong Qiu,et al.  Study on the key technologies of a high-speed CMOS camera , 2017 .

[25]  Hong-Yi Huang,et al.  Equalization and pre-emphasis based LVDS transceiver , 2013 .

[26]  Mehmet Rasit Yuce,et al.  An Integrated LVDS Transmitter–Receiver System With Increased Self-Immunity to EMI in 0.18- $\mu {\rm m}$ CMOS , 2016, IEEE Transactions on Electromagnetic Compatibility.

[27]  Wei Fang,et al.  An ASIC chip with pipeline ADCs for CCD sensor imaging system , 2018, Sensors and Actuators A: Physical.

[28]  Bin Wu,et al.  A high speed low jitter LVDS output driver for serial links , 2011 .

[29]  Yongfeng Ren,et al.  An optimal design of LVDS interface , 2011, Proceedings of 2011 International Conference on Computer Science and Network Technology.