Low-power and area efficient N-bit parallel processors on a chip

Multiprocessor system-on-chip (MPSoC) architectures have risen as a prevalent answer to the ever-increasing performance reduce the power consumption requirements, that are customized to a specific application have the potential to achieve efficient area, while additionally obliging low power consumption. The power consumed and area of the system majorly depends on the memory Communication medium of Processors, some issues involved in Memory communication of processors. In this Paper we avoid that issue and show two separate techniques to reduce the power consumption and area. The main technique is Scratch Pad Memory (SPM) replacement instead of cache replacement, second technique is Network on Chip (NOC) instead of Advanced Microcontroller Bus Architecture (AMBA) communication medium between processors.

[1]  Sandi Habinc,et al.  AMBA to SoCWire network on Chip bridge as a backbone for a Dynamic Reconfigurable Processing unit , 2011, 2011 NASA/ESA Conference on Adaptive Hardware and Systems (AHS).

[2]  Nitin,et al.  Replacement policies for scratch pad memory in embedded systems , 2011, TENCON 2011 - 2011 IEEE Region 10 Conference.

[3]  Wei Zhang,et al.  A Low-power Low-cost Optical Router for Optical Networks-on-Chip in Multiprocessor Systems-on-Chip , 2009, 2009 IEEE Computer Society Annual Symposium on VLSI.

[4]  Sourav Roy.  H-NMRU: A Low Area, High Performance Cache Replacement Policy for Embedded Processors , 2009, 2009 22nd International Conference on VLSI Design.

[6]  Nitin,et al.  A New Efficient Replacement Policy for Scratch Pad Memory , 2013, 2013 5th International Conference on Computational Intelligence and Communication Networks.

[7]  Bruce Mathewson.  The evolution of SOC interconnect and How NOC Fits Within It , 2010, Design Automation Conference.

[8]  Wei Zhang,et al.  A low-power fat tree-based optical Network-On-Chip for multiprocessor system-on-chip , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.