Jitter decomposition by time lag correlation

Jitter decomposition is important for accurately deriving the bit-error-rate in a system and for aiding in identifying the root causes of jitter. Limits of conventional solutions to this problem are discussed and a new approach to overcome the limitations is proposed. Our method uses time lag correlation functions to decompose different jitter components. The approach is validated by hardware measurements by applying the techniques to a phase locked loop into which jitter is injected

[1]  Yi Cai,et al.  Jitter testing for multi-Gigabit backplane SerDes - techniques to decompose and combine various types of jitter , 2002, Proceedings. International Test Conference.

[2]  Behzad Razavi,et al.  Oscillator jitter due to supply and substrate noise , 1998, Proceedings of the IEEE 1998 Custom Integrated Circuits Conference (Cat. No.98CH36143).

[3]  M. Li,et al.  Paradigm shift for jitter and noise in design and test > Gb/s communication systems (an invited paper for ICCD 2003) , 2003, Proceedings 21st International Conference on Computer Design.

[4]  Martin L. Schmatz,et al.  Jitter measurements of high-speed serial links , 2004, IEEE Design & Test of Computers.

[5]  K. Shanmugan,et al.  Random Signals: Detection, Estimation and Data Analysis , 1988 .

[6]  Gordon W. Roberts,et al.  A jitter characterization system using a component-invariant Vernier delay line , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  Kwang-Ting Cheng,et al.  BER estimation for serial links based on jitter spectrum and clock recovery characteristics , 2004, 2004 International Conferce on Test.

[8]  Mani Soma,et al.  Extraction of instantaneous and RMS sinusoidal jitter using an analytic signal method , 2003 .

[9]  Dennis M. Petrich,et al.  A new method for jitter decomposition through its distribution tail fitting , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[10]  Payam Heydari Analysis of the PLL jitter due to power/ground and substrate noise , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Behzad Razavi,et al.  A study of oscillator jitter due to supply and substrate noise , 1999 .

[12]  A. Hajimiri,et al.  Jitter and phase noise in ring oscillators , 1999, IEEE J. Solid State Circuits.

[13]  Aubin Roy,et al.  An automated, complete, structural test solution for SERDES , 2004, 2004 International Conferce on Test.

[14]  Daniela De Venuto,et al.  International Symposium on Quality Electronic Design , 2005, Microelectron. J..

[15]  André Ivanov,et al.  Jitter models and measurement methods for high-speed serial interconnects , 2004, 2004 International Conferce on Test.

[16]  Kwang-Ting Cheng,et al.  A scalable on-chip jitter extraction technique , 2004, 22nd IEEE VLSI Test Symposium, 2004. Proceedings..

[17]  Darko Vyroubal Optical method for instant estimate of vibration signature based on spectrum analysis of phase-modulated light pulses , 2004, IEEE Transactions on Instrumentation and Measurement.