Hardware performance sniffers for embedded systems profiling

Today on-chip monitoring solutions should be characterized by a reduced software and hardware overheads. So, this work deals with techniques to profile computational behavior and communication patterns of hardware/software components belonging to systems with multiple processing elements, i.e. a more general representation of on-chip embedded systems. In particular, the paper focuses on profiling techniques based on ad-hoc hardware mechanisms in order to avoid possible distortion of system behavior due to the monitoring action itself, thus satisfying unobtrusive profiling requirement. The final goal is the definition of a set of metrics to profile memory accesses and communication between processing elements, and the development of proper hardware mechanisms to support their evaluation. The profiling system architecture is described and its possible advantages over alternative software-based and hardware-based solutions are analyzed. Tests on proposed system are also done by means of a prototype implementation specifically targeting Xilinx MicroBlaze based multi-processor system.

[1]  Lesley Shannon,et al.  Using reconfigurability to achieve real-time profiling for hardware/software codesign , 2004, FPGA '04.

[2]  Luigi Pomante,et al.  System-level design space exploration for dedicated heterogeneous multi-processor systems , 2011, ASAP 2011 - 22nd IEEE International Conference on Application-specific Systems, Architectures and Processors.

[3]  Jeffrey S. Vetter,et al.  Dynamic statistical profiling of communication activity in distributed applications , 2002, SIGMETRICS '02.

[4]  P. Sanchez,et al.  VIPPE, parallel simulation and performance analysis of multi-core embedded systems on multi-core platforms , 2014, Design of Circuits and Integrated Systems.

[5]  Lesley Shannon,et al.  A configurable framework for investigating workload execution , 2010, 2010 International Conference on Field-Programmable Technology.

[6]  Marco Platzner,et al.  A hardware/software infrastructure for performance monitoring on LEON3 multicore platforms , 2014, 2014 24th International Conference on Field Programmable Logic and Applications (FPL).

[7]  Sally A. McKee,et al.  Owl: next generation system monitoring , 2005, CF '05.

[8]  Tae-Jin Kim,et al.  Design and implementation of Performance Analysis Unit (PAU) for AXI-based multi-core System on Chip (SOC) , 2010, Microprocess. Microsystems.

[9]  Jason G. Tong,et al.  Profiling Tools for FPGA-Based Embedded Systems: Survey and Quantitative Comparison , 2008, J. Comput..

[10]  Lesley Shannon,et al.  Maximizing system performance: using reconfigurability to monitor system communications , 2004, Proceedings. 2004 IEEE International Conference on Field- Programmable Technology (IEEE Cat. No.04EX921).

[11]  J. Wiley PRACTICAL EXPERIENCE OF THE LIMITATIONS OF GPROF , 1993 .

[12]  Lesley Shannon,et al.  Performance monitoring for multicore embedded computing systems on FPGAs , 2015, ArXiv.