Analytical logical effort formulation for minimum active area under delay constraints

This paper presents a gate sizing method which formulates minimum active area solutions under delay constraints. The method is based on the logical effort delay model. The minimization of transistor widths has direct impact on the power consumption and circuit area reduction. The analytical formulation of the method takes into account the maximum input capacitance, the load to be driven, and the given timing constraint. Electrical simulations show that the proposed method is very precise for a first order approach, as it presents small average errors of 1.48% in power dissipation, 2.28% in delay propagation, and 6.5% in transistor sizes.

[1]  Yu Hen Hu,et al.  Numerically Convex Forms and Their Application in Gate Sizing , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  S. Sapatnekar,et al.  A New Class of Convex Functions for Delay Modeling and Its Application to the Transistor Sizing Problem , 2000 .

[3]  Dejan Markovic,et al.  Delay Estimation and Sizing of CMOS Logic Using Logical Effort With Slope Correction , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[4]  Stephen P. Boyd,et al.  An Efficient Method for Large-Scale Gate Sizing , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[5]  Dhamin Al-Khalili,et al.  Cell stack length using an enhanced logical effort model for a library-free paradigm , 2011, 2011 18th IEEE International Conference on Electronics, Circuits, and Systems.

[6]  Mayler G. A. Martins,et al.  KL-cut based digital circuit remapping , 2012, NORCHIP 2012.

[7]  Olivier Coudert,et al.  Gate sizing for constrained delay/power/area optimization , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[8]  Stephen P. Boyd,et al.  Digital Circuit Optimization via Geometric Programming , 2005, Oper. Res..

[9]  Puneet Gupta,et al.  Standard cell library optimization for leakage reduction , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[10]  Patrick Groeneveld,et al.  Timing closure: the solution and its problems , 2000, ASP-DAC '00.

[11]  Anantha Chandrakasan,et al.  Optimal P/N width ratio selection for standard cell libraries , 1999, 1999 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.99CH37051).

[12]  Shiyan Hu,et al.  Gate Sizing for Cell-Library-Based Designs , 2007, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Robin Wilson,et al.  Logical effort model extension to propagation delay representation , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Mayler G. A. Martins,et al.  Iterative remapping respecting timing constraints , 2013, 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[15]  Felipe S. Marques,et al.  KL-Cuts: A new approach for logic synthesis targeting multiple output blocks , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[16]  Asim J. Al-Khalili,et al.  Delay analysis of CMOS gates using modified logical effort model , 2005, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[17]  A. Kabbani,et al.  Logical effort based dynamic power estimation and optimization of static CMOS circuits , 2010, Integr..

[18]  Hiran Tennakoon,et al.  Nonconvex Gate Delay Modeling and Delay Optimization , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[19]  Carl Sechen,et al.  The future of custom cell generation in physical synthesis , 1997, DAC.

[20]  Olivier Coudert,et al.  Timing closure: the solution and its problems , 2000, Proceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106).

[21]  Renato P. Ribas,et al.  Logic synthesis for manufacturability considering regularity and lithography printability , 2013, 2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[22]  Olivier Coudert.  Timing and design closure in physical design flows , 2002, Proceedings International Symposium on Quality Electronic Design.

[23]  Ivan E. Sutherland,et al.  Logical effort: designing for speed on the back of an envelope , 1991 .

[24]  Sachin S. Sapatnekar,et al.  A new class of convex functions for delay modeling and itsapplication to the transistor sizing problem [CMOS gates] , 2000, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..