UVFR: A Unified Voltage and Frequency Regulator with 500MHz/0.84V to 100KHz/0.27V operating range, 99.4% current efficiency and 27% supply guardband reduction

A fully-digital, single-loop Unified Voltage and Frequency Regulator (UVFR) is designed in 130nm CMOS to provide the correct supply to digital loads to meet a timing criteria. Simultaneously a Tunable Replica Circuit (TRC) based local oscillator is generated from the regulated supply and clocks the load. Measurements show 0.84V to 0.27V range of operation, and 27% supply guardband reduction at iso-performance through adaptation and resiliency which are intrinsic to the control loop.

[1]  Seongwon Kim,et al.  Dual-Loop System of Distributed Microregulators With High DC Accuracy, Load Response Time Below 500 ps, and 85-mV Dropout Voltage , 2012, IEEE Journal of Solid-State Circuits.

[2]  Philip K. T. Mok,et al.  A 0.6–1V input capacitor-less asynchronous digital LDO with fast transient response achieving 9.5b over 500mA loading range in 65-nm CMOS , 2015, ESSCIRC Conference 2015 - 41st European Solid-State Circuits Conference (ESSCIRC).

[3]  Shreyas Sen,et al.  A 130nm hybrid low dropout regulator based on switched mode control for digital load circuits , 2016, ESSCIRC Conference 2016: 42nd European Solid-State Circuits Conference.

[4]  James Tschanz,et al.  A 32 nm Embedded, Fully-Digital, Phase-Locked Low Dropout Regulator for Fine Grained Power Management in Digital Circuits , 2014, IEEE Journal of Solid-State Circuits.

[5]  James Tschanz,et al.  A fully-digital phase-locked low dropout regulator in 32nm CMOS , 2012, 2012 Symposium on VLSI Circuits (VLSIC).

[6]  Ke-Horng Chen,et al.  A 0.6V resistance-locked loop embedded digital low dropout regulator in 40nm CMOS with 77% power supply rejection improvement , 2013, 2013 Symposium on VLSI Circuits.

[7]  Keith A. Bowman,et al.  8.5 A 16nm auto-calibrating dynamically adaptive clock distribution for maximizing supply-voltage-droop tolerance across a wide operating range , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[8]  Arijit Raychowdhury,et al.  5.6 A 0.13μm fully digital low-dropout regulator with adaptive control and reduced dynamic stability for ultra-wide dynamic range , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.

[9]  N. Kurd,et al.  Next Generation Intel¯ Core™ Micro-Architecture (Nehalem) Clocking , 2009, IEEE Journal of Solid-State Circuits.

[10]  Paolo A. Aseron,et al.  A 45nm resilient and adaptive microprocessor core for dynamic variation tolerance , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).