Efficient design of FIR filters using common subexpression elimination

In this paper, a novel common sub-expression elimination (CSE) method is presented for the design of linear phase finite impulse response (FIR) filters with low hardware cost. Based on weight criteria, this method eliminates the common sub-expressions of unequal weight with a transposed direct structure. By relaxing the word length while limiting its search range, the least cost coefficient sets can be generated. In order to find the optimal common sub-expressions, a matrix search process with low complexity is introduced. Compared the V-CSE method, the proposed method saves about 11.3% to 13.2% of adders on average.

[1]  Chip-Hong Chang,et al.  Contention Resolution—A New Approach to Versatile Subexpressions Sharing in Multiple Constant Multiplications , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  Chia-Yu Yao,et al.  Designing Hardware-Efficient Fixed-Point FIR Filters in an Expanding Subexpression Space , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[3]  Sven Nordholm,et al.  FIR Variable Digital Filter With Signed Power-of-Two Coefficients , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  A. P. Vinod,et al.  FIR filter implementation by efficient sharing of horizontal and vertical common subexpressions , 2003 .

[5]  R. Hartley.  Subexpression sharing in filters using canonic signed digit multipliers , 1996 .

[6]  Keshab K. Parhi,et al.  VLSI digital signal processing systems , 1999 .

[7]  John G. Proakis,et al.  Digital Signal Processing: Principles, Algorithms, and Applications , 1992 .

[8]  Chip-Hong Chang,et al.  A New Cost-Aware Sensitivity-Driven Algorithm for the Design of FIR Filters , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Shoab Ahmed Khan,et al.  FIR filter design methodology for hardware optimized implementation , 2009, IEEE Transactions on Consumer Electronics.

[10]  Kaushik Roy,et al.  CSDC: a new complexity reduction technique for multiplierless implementation of digital FIR filters , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.