A 0.12 /spl mu/m CMOS DVB-T tuner

A DVB-T tuner is integrated in 0.12 /spl mu/m CMOS. The 16mm/sup 2/ chip integrates a double conversion chain including PLL, VCO, voltage regulators, and ADC. The receiver exhibits a 6.5dB NF, a VCO phase noise of -140dBc/Hz at 1MHz offset at 1.21GHz, and a 14b ADC. It is compatible for integration with a digital demodulator IP.

[1]  J. Caldwell,et al.  A CMOS broadband tuner IC , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[2]  E. Klumperink,et al.  Noise cancelling in wideband CMOS LNAs , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[3]  M. Dawkins,et al.  A single-chip tuner for DVB-T , 2003, IEEE J. Solid State Circuits.

[4]  R. Montemayor.  A 410-mW 1.22-GHz downconverter in a dual-conversion tuner IC for OpenCable applications , 2004, IEEE Journal of Solid-State Circuits.

[5]  G. Retz,et al.  A CMOS up-conversion receiver front-end for cable and terrestrial DTV applications , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..