Camera Mote with a High-Performance Parallel Processor for Real-Time Frame-Based Video Processing

This paper describes a new smart camera mote with a high performance SIMD (single-instruction multiple-data) processor. Previous versions of our camera mote were equipped with IC3D, a line-based processor. The mote described in this paper is equipped with Xetal-II, a processor designed for frame-based real-time video analysis. The processor uses 320 processing elements in parallel to achieve performance figures of more than 100GOPS with a power consumption of 600 mWatt at peak performance. The IC has a 10Mbit internal memory cache to store and work on 4 VGA frames. The internal bandwidth to this memory is more than 1.5 Tbit/s allowing multiple passes over the images within frametime. Augmented with hardware tools for object processing, the new mote opens the door for embedded active vision applications and other iterative techniques such as watershedding and distance transforms in collaborative camera networks.

[1]  G LoweDavid,et al.  Distinctive Image Features from Scale-Invariant Keypoints , 2004 .

[2]  Huang Lee,et al.  Vision-Enabled Node Localization in Wireless Sensor Networks , 2006 .

[3]  William J. Dally,et al.  Imagine: Media Processing with Streams , 2001, IEEE Micro.

[4]  Petrus Paulus Jonker.  Morphological Image Processing: Architecture and VLSI design , 1993 .

[5]  Pieter P. Jonker.  Why linear arrays are better image processors , 1994, Proceedings of the 12th IAPR International Conference on Pattern Recognition, Vol. 2 - Conference B: Computer Vision & Image Processing. (Cat. No.94CH3440-5).

[6]  Richard P. Kleihorst,et al.  Power Consumption of Performance-Scaled SIMD Processors , 2004, PATMOS.

[7]  C.G. Sodini,et al.  A 128/spl times/128 CMOS imager with 4/spl times/128 bit-serial column-parallel PE array , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[8]  Shorin Kyo,et al.  An Integrated Memory Array Processor for Embedded Image Recognition Systems , 2007, IEEE Transactions on Computers.

[9]  Hamid Aghajan,et al.  Development of a Mote for Wireless Image Sensor Networks , 2006 .

[10]  Paul Wielage,et al.  Xetal: a low-power high-performance smart camera processor , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[11]  R.P. Kleihorst,et al.  Xetal-II: A 107 GOPS, 600 mW Massively Parallel Processor for Video Scene Analysis , 2008, IEEE Journal of Solid-State Circuits.

[12]  Dan Hammerstrom,et al.  Image processing using one-dimensional processor arrays , 1996, Proc. IEEE.

[13]  Wayne H. Wolf,et al.  Multiple object tracking and occlusion handling by information exchange between uncalibrated cameras , 2005, IEEE International Conference on Image Processing 2005.

[14]  Richard P. Kleihorst,et al.  Architecture and Applications of wireless Smart Cameras (Networks) , 2007, 2007 IEEE International Conference on Acoustics, Speech and Signal Processing - ICASSP '07.

[15]  Paul A. Viola,et al.  Fast Multi-view Face Detection , 2003 .

[16]  Jacky Mallett,et al.  Eye Society , 2003, 2003 International Conference on Multimedia and Expo. ICME '03. Proceedings (Cat. No.03TH8698).

[17]  Paul Wielage,et al.  XETAL-II: A 107 GOPS, 600mW Massively-Parallel Processor for Video Scene Analysis , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[18]  Gealow,et al.  A Pixel-parallel Image Processor Using Logic Pitch-matched To Dynamic Memory , 1997, Symposium 1997 on VLSI Circuits.

[19]  K. Dosaka,et al.  A 40GOPS 250mW massively parallel processor based on matrix architecture , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.