Constraint generation and placement for automatic layout design of analog integrated circuits
暂无分享,去创建一个
[1] R.S. Gyurcsik,et al. Use of performance sensitivities in analog cell layout , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.
[2] Alberto L. Sangiovanni-Vincentelli,et al. A routing methodology for analog integrated circuits , 1990, 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.
[3] B. Easter,et al. The Equivalent Circuit of Some Microstrip Discontinuities , 1975 .
[4] Alberto L. Sangiovanni-Vincentelli,et al. Steady-state methods for simulating analog and microwave circuits , 1990, The Kluwer international series in engineering and computer science.
[5] Alberto L. Sangiovanni-Vincentelli,et al. A Parallel Simulated Annealing Algorithm for the Placement of Macro-Cells , 1987, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.
[6] Alberto L. Sangiovanni-Vincentelli,et al. Automatic generation of parasitic constraints for performance-constrained physical design of analog circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[7] Carl Sechen,et al. VLSI Placement and Global Routing Using Simulated Annealing , 1988 .
[8] A. Sangiovanni-Vincentelli,et al. Constraint-based channel routing for analog and mixed analog/digital circuits , 1990, ICCAD 1990.
[9] T. Ohtsuki,et al. Recent advances in VLSI layout , 1990, Proc. IEEE.