On the Physicl Layout of PRDT-Based NoCs

In this paper, we present PRDT(2, 1), a new interconnection network topology for network-on-chip (NoC) design. PRDT(2,1) features a recursive structure, and has small diameter and average distance. We then focus our study on physical layout issues pertaining to PRDT(2, 1). Specifically, we show that the minimum number of metal layers required for the placement and routing in a PRDT (2, 1)-based NoC is 2. We further demonstrate that the routing channel widths can be dramatically reduced when more layers are available for layout purposes. This study confirms that PRDT(2, 1) is a practical and promising topology for on-chip interconnection networks

[1]  Emmanouel A. Varvarigos,et al.  VLSI layout and packaging of butterfly networks , 2000, SPAA '00.

[2]  Yang Yu,et al.  A RDT-based interconnection network for scalable network-on-chip designs , 2005, International Conference on Information Technology: Coding and Computing (ITCC'05) - Volume II.

[3]  C. Thomborson,et al.  A Complexity Theory for VLSI , 1980 .

[4]  W. Dally,et al.  Route packets, not wires: on-chip interconnection networks , 2001, Proceedings of the 38th Design Automation Conference (IEEE Cat. No.01CH37232).

[5]  David Wentzlaff,et al.  Energy characterization of a tiled architecture processor with on-chip networks , 2003, ISLPED '03.

[6]  Gerard J. M. Smit,et al.  An energy-efficient network-on-chip for a heterogeneous tiled reconfigurable systems-on-chip , 2004, Euromicro Symposium on Digital System Design, 2004. DSD 2004..

[7]  Antonio Fernández,et al.  Efficient VLSI Layouts for Homogeneous Product Networks , 1997, IEEE Trans. Computers.

[8]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[9]  Hideharu Amano,et al.  Recursive Diagonal Torus: an interconnection network for massively parallel computers , 1993, Proceedings of 1993 5th IEEE Symposium on Parallel and Distributed Processing.

[10]  Gerardus Johannes Maria Smit,et al.  An energy-efficient Network-on-Chip for a heterogeneous tiled reconfigurable System-on-Chip , 2004 .