System-level synthesis of memory architecture for stream processing sub-systems of a MPSoC

Many embedded processor chips aimed at high performance and low power application domains are implemented as multiprocessor System-on-Chip (MPSoC) devices. The multimedia and communication sub-systems of an MPSoC perform some of the most computation intensive and performance critical tasks, and are key determinants of the systemlevel performance and power consumption. This paper presents an automated technique for synthesizing the system-level memory architecture (both code and data) for the streaming sub-systems of an embedded processor. The experimental results evaluate effectiveness of the proposed technique by synthesizing the system-level memory architecture for benchmark stream processing applications and comparisons against an existing approach.

[1]  William Thies,et al.  StreamIt: A Language for Streaming Applications , 2002, CC.

[2]  Soonhoi Ha,et al.  A Systematic Design Space Exploration of MPSoC Based on Synchronous Data Flow Specification , 2010, J. Signal Process. Syst..

[3]  Gianluca Palermo,et al.  Exploration of Distributed Shared Memory Architectures for NoC-based Multiprocessors , 2006, 2006 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[4]  Axel Jantsch,et al.  Modeling embedded systems and SoCs - concurrency and time in models of computation , 2003, The Morgan Kaufmann series in systems on silicon.

[5]  Gianluca Palermo,et al.  Exploration of distributed shared memory architectures for NoC-based multiprocessors , 2007, J. Syst. Archit..

[6]  Nikil D. Dutt,et al.  COSMECA: Application Specific Co-Synthesis of Memory and Communication Architectures for MPSoC , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[7]  Ahmed Amine Jerraya,et al.  An optimal memory allocation for application-specific multiprocessor system-on-chip , 2001, International Symposium on System Synthesis (IEEE Cat. No.01EX526).

[8]  Rolf Drechsler,et al.  Slack Allocation Based Co-Synthesis and Optimization of Bus and Memory Architectures for MPSoCs , 2008, 2008 Design, Automation and Test in Europe.

[9]  Erik Brockmeyer,et al.  Data-Reuse-Driven Energy-Aware Cosynthesis of Scratch Pad Memory and Hierarchical Bus-Based Communication Architecture for Multiprocessor Streaming Applications , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[10]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.

[11]  Nikil D. Dutt,et al.  Data Reuse Driven Memory and Network-On-Chip Co-Synthesis , 2007, IESS.

[12]  Glenn Leary,et al.  A holistic approach to Network-on-Chip synthesis , 2010, 2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS).