Low-power shared memory architecture power mode for mobile system-on-chip

This paper presents dynamic power saving schemes for low power operation in the modem system shared memory architecture of mobile system-on-a-chip (SOC). Different power modes are considered to obtain the minimum power consumption in a modem operation. An electronic system level (ESL) virtual platform is implemented to verify the proposed scheme with real traffic data extracted from the actual phone. Experimental results show that the proposed method reduces the power consumption by 42% and 15% in 2G and 3G respectively.

[1]  Sang-Woo Kim,et al.  Time-based power control architecture for application processors in smartphones , 2012 .

[2]  Chaehag Yi,et al.  Real-time adjustment of power management policy for a time-based power control architecture , 2013, IECON 2013 - 39th Annual Conference of the IEEE Industrial Electronics Society.

[3]  Naehyuck Chang,et al.  System-Level Online Power Estimation Using an On-Chip Bus Performance Monitoring Unit , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Rodolfo Azevedo,et al.  A Multi-Model Engine for High-Level Power Estimation Accuracy Optimization , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.