Island-Based Adaptable Embedded System Design

Nowadays, hardware devices are meant to host the execution of many complex, multicore applications, whose functional and nonfunctional requirements vary according to the specific working domain. In this work, we propose a design methodology that combines an efficient reconfigurable architecture and a related mapping flow. In particular, the proposed island-based hardware architecture couples an efficient area usage and an adaptable communication infrastructure. The proposed mapping flow distributes the cores on the device to optimize both performance and reconfiguration related metrics.

[1]  Lei Zhang,et al.  Design and Implementation of a Parameterized NoC Router and its Application to Build PRDT-Based NoCs , 2008, Fifth International Conference on Information Technology: New Generations (itng 2008).

[2]  Luca Benini,et al.  Minimization of the reconfiguration latency for the mapping of applications on FPGA-based systems , 2009, CODES+ISSS '09.

[3]  Luca Benini.  Application Specific NoC Design , 2006, Proceedings of the Design Automation & Test in Europe Conference.

[4]  Luca Benini,et al.  Xpipes: A latency insensitive parameterized network-on-chip architecture for multi-processor SoCs , 2003, 2012 IEEE 30th International Conference on Computer Design (ICCD).

[5]  David Atienza,et al.  Run-time mapping of applications on FPGA-based reconfigurable systems , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[6]  Kees G. W. Goossens,et al.  Trade-offs in the Configuration of a Network on Chip for Multiple Use-Cases , 2007, First International Symposium on Networks-on-Chip (NOCS'07).

[7]  Thilo Pionteck,et al.  Applying Partial Reconfiguration to Networks-On-Chips , 2006, 2006 International Conference on Field Programmable Logic and Applications.

[8]  Jianping Hu,et al.  MPEG-4 video encoder based on DSP-FPGA techniques , 2005, Proceedings. 2005 International Conference on Communications, Circuits and Systems, 2005..

[9]  Eric Flamand.  Strategic directions towards multicore application specific computing , 2009, DATE '09.

[10]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[11]  Ran Ginosar,et al.  Cost considerations in network on chip , 2004, Integr..

[12]  Radu Marculescu,et al.  On-chip communication architecture exploration: A quantitative evaluation of point-to-point, bus, and network-on-chip approaches , 2007, TODE.

[13]  Giovanni De Micheli,et al.  A Reconfigurable Network-on-Chip Architecture for Optimal Multi-Processor SoC Communication , 2008, VLSI-SoC.

[14]  Frank Vahid,et al.  Dynamic Partial FPGA Reconfiguration in a Prototype Microprocessor System , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[15]  Marco D. Santambrogio,et al.  Reconfigurable NoC design flow for multiple applications run-time mapping on FPGA devices , 2009, GLSVLSI '09.

[16]  Luca Benini,et al.  Xpipes: a latency insensitive parameterized network-on-chip architecture for multiprocessor SoCs , 2003, Proceedings 21st International Conference on Computer Design.