In-depth Analysis of 4T SRAM Cells in Double-Gate CMOS

This paper presents a whole study of sub-32 nm CMOS 4T SRAM cells in fully depleted (FD) double-gate (DG) silicon-on-insulator (SOI) technology with planar independent self-aligned gates. Both independent-and connected-gate operation is analyzed either with symmetrical or asymmetrical transistors which have been adjusted according to the current process possibilities. An improved 4T driverless (DL) SRAM cell is proposed and compared with a 4T loadless (LL). Both cells take advantage of the back gate to improve stability in read and retention mode by using a feedback between access transistor and opposite storage node. A set of criteria have been analyzed for an efficient characterization of read-, retention-and write margins, power and access time. Typical and worst cases have been computed to assure operating margins in presence of accurate process variation.

[1]  Olivier Thomas,et al.  An SOI 4 transistors self-refresh ultra-low-voltage memory cell , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..

[2]  Jan M. Rabaey,et al.  Standby supply voltage minimization for deep sub-micron SRAM , 2005, Microelectron. J..

[3]  M. Vinet,et al.  Bonded planar double-metal-gate NMOS transistors down to 10 nm , 2005, IEEE Electron Device Letters.

[4]  Zheng Guo,et al.  FinFET-based SRAM design , 2005, ISLPED '05. Proceedings of the 2005 International Symposium on Low Power Electronics and Design, 2005..

[5]  M. Yamaoka,et al.  Low power SRAM menu for SOC application using Yin-Yang-feedback memory cell technology , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[6]  E. Seevinck,et al.  Static-noise margin analysis of MOS SRAM cells , 1987 .