Robust and low-cost BIST architectures for sequential fault testing in datapath multipliers

The modified Booth array multiplier is the most ubiquitous multiplier architecture in the datapaths of either general purpose microprocessors or specialized Digital Signal Processors. Sequential fault testing for Booth array multipliers has never been proposed in the past. In this paper, we present two BIST architectures for modified Booth array multipliers with respect to the Realistic Sequential Cell Fault model (RS-CFM). The first BIST architecture aims to resolve the test invalidation problem to the largest possible extent, while the second one aims to test cost reduction. Both BIST architectures achieve very high sequential fault coverage and impose moderate hardware and delay overhead. Simplified variations of the two BIST architectures are also presented for the non-recoded signed array multipliers. Thus, the proposed BIST architectures offer a universal BIST solution that covers the totality of signed array multipliers: non-recoded and recoded.

[1]  Sudhakar M. Reddy,et al.  Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits , 1986, IEEE Transactions on Computers.

[2]  Sudhakar M. Reddy,et al.  On the detection of delay faults , 1988, International Test Conference 1988 Proceeding@m_New Frontiers in Testing.

[3]  M.H. Woods,et al.  MOS VLSI reliability and yield trends , 1986, Proceedings of the IEEE.

[4]  Vishwani D. Agrawal,et al.  Classification and Test Generation for Path-Delay Faults Using Single Struck-at Fault Tests , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).

[5]  Yervant Zorian,et al.  Effective Built-In Self-Test for Booth Multipliers , 1998, IEEE Des. Test Comput..

[6]  Shyue-Kung Lu,et al.  Cell delay fault testing for iterative logic arrays , 1996, J. Electron. Test..

[7]  F. Joel Ferguson,et al.  Oscillation and sequential behavior caused by interconnect opens in digital CMOS circuits , 1997, Proceedings International Test Conference 1997.

[8]  Janusz Rajski,et al.  Test responses compaction in accumulators with rotate carry adders , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Yervant Zorian,et al.  Sequential Fault Modeling and Test Pattern Generation for CMOS Iterative Logic Arrays , 2000, IEEE Trans. Computers.

[10]  Yervant Zorian,et al.  An effective BIST architecture for sequential fault testing in array multipliers , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[11]  Cheng-Wen Wu,et al.  Testing Iterative Logic Arrays for Sequential Faults with a Constant Number of Patterns , 1994, IEEE Trans. Computers.

[12]  R. L. Wadsack,et al.  Fault modeling and logic simulation of CMOS and MOS integrated circuits , 1978, The Bell System Technical Journal.

[13]  Gordon L. Smith,et al.  Model for Delay Faults Based upon Paths , 1985, ITC.

[14]  Yervant Zorian,et al.  An Effective Built-In Self-Test Scheme for Parallel Multipliers , 1999, IEEE Trans. Computers.

[15]  Niraj K. Jha,et al.  Testing and Reliable Design of CMOS Circuits , 1989 .

[16]  Charles R. Kime,et al.  Pseudo-Exhaustive Adjacency Testing: A BIST Approach for Stuck-Open Faults , 1985, International Test Conference.