A monolithic phase-locked loop with post detection processor
暂无分享,去创建一个
Describes the design and fabrication of a high-frequency (50-MHz) phase-locked loop with a post detection processor which allows the detection of FSK signals with few external components. The circuit operates with a single 5-V supply and has TTL compatible inputs and outputs.
[1] R.R. Cordell,et al. A highly stable VCO for application in monolithic phase-locked loops , 1975, IEEE Journal of Solid-State Circuits.
[2] Barrie Gilbert,et al. A new wide-band amplifier technique , 1968 .