Design Considerations for Stochastic Analog-to-Digital Conversion

Using knowledge of the random nature of device mismatch it is possible to employ stochastic techniques in an ADC. This would allow the use of many smaller and less accurate components, and may make it possible to save power and area while maintaining accuracy. Additional benefits include high scalability and high yield with process variation. Various design considerations are suggested that must be addressed to design a successful stochastic ADC and an example calibration and decoding scheme is described.

[1]  G.C. Temes,et al.  Stochastic analog-to-digital conversion , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..

[2]  M. Vesterbacka,et al.  Comparison of two thermometer-to-binary decoders for high-performance flash ADCs , 2005, 2005 NORCHIP.

[3]  John Platt,et al.  Probabilistic Outputs for Support vector Machines and Comparisons to Regularized Likelihood Methods , 1999 .

[4]  Asad A. Abidi,et al.  A 10b 160MS/s 84mW 1V Subranging ADC in 90nm CMOS , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[5]  Shyh-Chyi Wong,et al.  A CMOS mismatch model and scaling effects , 1997 .