Automatic Generation of Heterogeneous SoC Architectures with Secure Communications

[1]  Ahmed Amine Jerraya,et al.  A Scalable and Adaptable ILP-Based Approach for Task Mapping on MPSoC Considering Load Balance and Communication Optimization , 2019, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Luca P. Carloni,et al.  Accelerators and Coherence: An SoC Perspective , 2018, IEEE Micro.

[3]  Eric Peeters.  SoC security architecture: Current practices and emerging needs , 2015, 2015 52nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[4]  Jeongnyeo Kim,et al.  A secure channel establishment method on a hardware security module , 2014, 2014 International Conference on Information and Communication Technology Convergence (ICTC).

[5]  François-Xavier Standaert,et al.  A Tutorial on Physical Security and Side-Channel Attacks , 2004, FOSAD.

[6]  Luca P. Carloni,et al.  Handling large data sets for high-performance embedded applications in heterogeneous systems-on-chip , 2016, 2016 International Conference on Compliers, Architectures, and Sythesis of Embedded Systems (CASES).

[7]  Izidor Gertner,et al.  On the Complexity of Scheduling Problems for Parallel/Pipelined Machines , 1989, IEEE Trans. Computers.

[8]  Ramesh Karri,et al.  Building Trustworthy Systems Using Untrusted Components: A High-Level Synthesis Approach , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  Jari Nurmi,et al.  Guest Editorial: Implementation Issues in System-on-Chip , 2017, J. Signal Process. Syst..

[10]  Karthikeyan Sankaralingam,et al.  Power challenges may end the multicore era , 2013, CACM.

[11]  Ramesh Karri,et al.  Securing Hardware Accelerators: A New Challenge for High-Level Synthesis , 2018, IEEE Embedded Systems Letters.

[12]  Sebastian Wallner,et al.  Secure and Authenticated Communication in Chip-Level Microcomputer Bus Systems with Tree Parity Machines , 2007, 2007 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation.

[13]  Luca P. Carloni,et al.  Invited: The case for Embedded Scalable Platforms , 2016, 2016 53nd ACM/EDAC/IEEE Design Automation Conference (DAC).

[14]  Gianluca Palermo,et al.  Improving evolutionary exploration to area-time optimization of FPGA designs , 2008, J. Syst. Archit..

[15]  G. Di Caro,et al.  Ant colony optimization: a new meta-heuristic , 1999, Proceedings of the 1999 Congress on Evolutionary Computation-CEC99 (Cat. No. 99TH8406).

[16]  Alan J. Michaels,et al.  LIN Bus Security Analysis , 2018, IECON 2018 - 44th Annual Conference of the IEEE Industrial Electronics Society.

[17]  Srivaths Ravi,et al.  Tamper resistance mechanisms for secure embedded systems , 2004, 17th International Conference on VLSI Design. Proceedings..

[18]  James F. Plusquellic,et al.  Secure communication over CANBus , 2017, 2017 IEEE 60th International Midwest Symposium on Circuits and Systems (MWSCAS).

[19]  Wayne Luk,et al.  HArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms , 2010, IEEE Micro.

[20]  Pier Luca Lanzi,et al.  Ant Colony Heuristic for Mapping and Scheduling Tasks and Communications on Heterogeneous Embedded Systems , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.