A Bit-Serial Variable-Accuracy FFT Processor For Energy-Harvesting Systems

In this paper, a new approach is proposed for designing ultra-low-power FFT (Fast Fourier Transform) system suitable for use in energy harvesting powered sensors. Bit-serial architecture is adopted to reduce the power consumption of butterfly operation. Simulation results show that, compared with state-of-the-art bit-serial and conventional parallel FFT processors, the proposed technique is superior in terms of silicon area, power consumption, dynamic energy use due to variable precision arithmetic. A sample design of a 64-point FFT shows that the implementation can save about 40% area and 36% leakage power compared with a conventional parallel counterpart, accordingly achieving significant power benefits at a low sample rate and low voltage domain. The dynamic variation of the arithmetic precision can be achieved through a simple modification of the controller with hardware area overhead of 10% gate count.

[1]  Luca Benini,et al.  Graceful Performance Modulation for Power-Neutral Transient Computing Systems , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Fan Zhang,et al.  A Batteryless 19 $\mu$W MICS/ISM-Band Energy Harvesting Body Sensor Node SoC for ExG Applications , 2013, IEEE Journal of Solid-State Circuits.

[3]  Migdat Hodzic,et al.  Internet of Things: Current Technological Review and New Low Power Wireless Sensor Network Protocol Proposal , 2014, SOCO 2014.

[4]  Benton H. Calhoun,et al.  Serial sub-threshold circuits for ultra-low-power systems , 2009, ISLPED.

[5]  Thomas W. Chen,et al.  A Low Power 64-point Bit-Serial FFT Engine for Implantable Biomedical Applications , 2015, 2015 Euromicro Conference on Digital System Design.

[6]  Lars Wanhammar,et al.  Implementation of a bit-serial FFT processor with a hierarchical control structure , 1995 .

[7]  Yoshikazu Miyanaga,et al.  Low power FFT design for wireless communication systems , 2009, 2008 International Symposium on Intelligent Signal Processing and Communications Systems.

[8]  Marimuthu Palaniswami,et al.  Internet of Things (IoT): A vision, architectural elements, and future directions , 2012, Future Gener. Comput. Syst..

[9]  Zhongfeng Wang,et al.  Area-efficient scaling-free DFT/FFT design using stochastic computing , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[10]  Steve Beeby,et al.  Energy Harvesting Systems , 2011 .

[11]  Yanqing Zhang,et al.  System design principles combining sub-threshold circuit and architectures with energy scavenging mechanisms , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[12]  Rajeevan Amirtharajah,et al.  Self-powered signal processing using vibration-based power generation , 1998, IEEE J. Solid State Circuits.

[13]  Bing Yang,et al.  Multiplierless fast Fourier transform architecture , 2007 .

[14]  Lars Wanhammar,et al.  An FFT processor based on the SIC architecture with asynchronous PE , 1996, Proceedings of the 39th Midwest Symposium on Circuits and Systems.

[15]  A. Chandrakasan,et al.  A 180-mV subthreshold FFT processor using a minimum energy design methodology , 2005, IEEE Journal of Solid-State Circuits.