3D heterogeneous sensor system on a chip for defense and security applications

This paper describes a new concept for ultra-small, ultra-compact, unattended multi-phenomenological sensor systems for rapid deployment, with integrated classification-and-decision-information extraction capability from a sensed environment. We discuss a unique approach, namely a 3-D Heterogeneous System on a Chip (HSoC) in order to achieve a minimum 10X reduction in weight, volume, and power and a 10X or greater increase in capability and reliability -- over the alternative planar approaches. These gains will accrue from (a) the avoidance of long on-chip interconnects and chip-to-chip bonding wires, and (b) the cohabitation of sensors, preprocessing analog circuitry, digital logic and signal processing, and RF devices in the same compact volume. A specific scenario is discussed in detail wherein a set of four types of sensors, namely an array of acoustic and seismic sensors, an active pixel sensor array, and an uncooled IR imaging array are placed on a common sensor plane. The other planes include an analog plane consisting of transductors and A/D converters. The digital processing planes provide the necessary processing and intelligence capability. The remaining planes provide for wireless communications/networking capability. When appropriate, this processing and decision-making will be accomplished on a collaborative basis among the distributed sensor nodes through a wireless network.

[1]  L. McIlrath A low-power low-noise ultrawide-dynamic-range CMOS imager with pixel-parallel A/D conversion , 2001, IEEE J. Solid State Circuits.

[2]  Kazumasa Kioi,et al.  Design and implementation of a 3D-LSI image sensing processor , 1992 .

[3]  K. Warner,et al.  Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[4]  S. K. Kim,et al.  Three-dimensional integration: technology, use, and issues for mixed-signal applications , 2003 .

[5]  Mansun Chan,et al.  3D integrated circuit using large grain polysilicon film , 2001, 2001 6th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.01EX443).

[6]  T. Kunio,et al.  Fabrication of three-dimensional IC using `cumulatively bonded IC' (CUBIC) technology , 1990, Digest of Technical Papers.1990 Symposium on VLSI Technology.

[7]  Y. Tomita,et al.  4-layer 3-D IC technologies for parallel signal processing , 1990, International Technical Digest on Electron Devices.

[8]  Sandip Tiwari,et al.  Three-dimensional integration in silicon electronics , 2002, Proceedings. IEEE Lester Eastman Conference on High Performance Devices.

[9]  B. Courtois,et al.  3D CMOS SOI for high performance computing , 1998, Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379).

[10]  Mansun Chan,et al.  The potential and realization of multi-layers three-dimensional integrated circuit , 2001, 2001 6th International Conference on Solid-State and Integrated Circuit Technology. Proceedings (Cat. No.01EX443).

[11]  Yoshihiro Tomita,et al.  Advanced packaging technologies on 3D stacked LSI utilizing the micro interconnections and the layered microthin encapsulation , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[12]  Jeffrey Hopwood,et al.  An SOI-based three-dimensional integrated circuit technology , 2000, 2000 IEEE International SOI Conference. Proceedings (Cat. No.00CH37125).