Design theory and experimental results of the WRITE and ERASE properties of a rewritable and nonvolatile avalanche-injection-type memory are reported. The memory transistor has the stacked-gate structure of a floating gate and a control gate. The threshold-voltage shift of the transistor due to injected charge is controlled by applied potential on the control gate which reduces the avalanche breakdown voltage of the drain junction and accelerates electron injection into the floating gate. The writing time is about 20 µs for a single transistor and is less than 5 s for a fully decoded 2048-bit memory with appropriate duty cycles of programming pulses. Erasure of the memory is accomplished either by ultraviolet light irradiation onto the floating gate or by electric field emission of electrons from the floating gate to the control gate. Electrical erasing is theoretically analyzed and successfully compared with experimental results on the 2K bit memory. Memory retention is also investigated and a charge-escaping model is proposed.
[1]
M. Lenzlinger,et al.
Fowler‐Nordheim Tunneling into Thermally Grown SiO2
,
1969
.
[2]
H. Tango,et al.
Avalanche-Injection MOS Read-Only-Memory
,
1971
.
[3]
E. H. Snow,et al.
Fowler-Nordheim tunneling in SiO2 films
,
1967
.
[4]
H. Hara,et al.
A New Instability in MOS Transistor Caused by Hot Electron and Hole Injection from Drain Avalanche Plasma into Gate Oxide
,
1970
.
[5]
T. Distefano.
Barrier Inhomogeneities on a Si–SiO2 Interface by Scanning Internal Photoemission
,
1971
.
[6]
Fujio Masuoka,et al.
Stacked-Gate Avalanche-Injection Type MOS (SAMOS) Memory
,
1972
.