Power minimization methodology for VCTL topologies
暂无分享,去创建一个
[1] Yusuf Leblebici,et al. A capacitive threshold-logic gate , 1996, IEEE J. Solid State Circuits.
[2] Valeriu Beiu,et al. Review of Capacitive Threshold Gate Implementations , 2003, ICANN.
[3] Valeriu Beiu,et al. VLSI implementations of threshold logic-a comprehensive survey , 2003, IEEE Trans. Neural Networks.
[4] Derek Abbott,et al. Logical effort based design exploration of 64-bit adders using a mixed dynamic-CMOS/threshold-logic approach , 2004, IEEE Computer Society Annual Symposium on VLSI.
[5] Said F. Al-Sarawi,et al. Hybrid parallel counters - domino and threshold logic , 2004, IEEE Computer Society Annual Symposium on VLSI.
[6] Massimo Alioto,et al. Analysis and comparison on full adder block in submicron technology , 2002, IEEE Trans. Very Large Scale Integr. Syst..
[7] Valeriu Beiu,et al. Differential implementations of threshold logic gates , 2003, Signals, Circuits and Systems, 2003. SCS 2003. International Symposium on.
[8] Yusuf Leblebici,et al. A compact high-speed (31,5) parallel counter circuit based on capacitive threshold-logic gates , 1996 .
[9] Martin Margala,et al. Varicap threshold logic , 2009, GLSVLSI '09.