A 243-GHz F/sub t/ and 208-GHz F/sub max/, 90-nm SOI CMOS SoC technology with low-power millimeter-wave digital and RF circuit capability
暂无分享,去创建一个
Jonghae Kim | R. Trzcinski | S. Narasimha | N. Zamdmer | L. Wagner | M. Khare | S. Narasimha | M. Khare | Jonghae Kim | J. Plouchart | L. Wagner | N. Zamdmer | R. Trzcinski | J.-O. Plouchart | S. Chaloux | S. Chaloux
[1] Suhwan Kim,et al. Application of an SOI 0.12-µm CMOS technology to SoCs with low-power and high-frequency circuits , 2003, IBM J. Res. Dev..
[2] J.-O. Plouchart. SOI nano-technology for high-performance system on-chip applications , 2003, 2003 IEEE International Conference on SOI.
[3] Jean-Olivier Plouchart,et al. A power-efficient 33 GHz 2:1 static frequency divider in 0.12-/spl mu/m SOI CMOS , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.
[4] Jonghae Kim,et al. A 31 GHz CML ring VCO with 5.4 ps delay in a 0.12-/spl mu/m SOI CMOS technology , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).