A 243-GHz F/sub t/ and 208-GHz F/sub max/, 90-nm SOI CMOS SoC technology with low-power millimeter-wave digital and RF circuit capability

SOI CMOS technology offers low parasitic junction capacitance, and therefore provides speed and power enhancements to digital applications compared to bulk CMOS. It is also emerging as a good candidate for high-performance SoC, with integratable RF circuits that operate beyond 30-GHz already demonstrated at the 130-nm technology node. The digital aspects of the base 90-nm SOI technology were previously reported. This paper presents the RF performance of this technology, and shows that the capabilities of CMOS technology are expanding into the millimeter-wave regime.

[1]  Suhwan Kim,et al.  Application of an SOI 0.12-µm CMOS technology to SoCs with low-power and high-frequency circuits , 2003, IBM J. Res. Dev..

[2]  J.-O. Plouchart SOI nano-technology for high-performance system on-chip applications , 2003, 2003 IEEE International Conference on SOI.

[3]  Jean-Olivier Plouchart,et al.  A power-efficient 33 GHz 2:1 static frequency divider in 0.12-/spl mu/m SOI CMOS , 2003, IEEE Radio Frequency Integrated Circuits (RFIC) Symposium, 2003.

[4]  Jonghae Kim,et al.  A 31 GHz CML ring VCO with 5.4 ps delay in a 0.12-/spl mu/m SOI CMOS technology , 2003, ESSCIRC 2004 - 29th European Solid-State Circuits Conference (IEEE Cat. No.03EX705).