BTI reliability from planar to FinFET nodes: Will the next node be more or less reliable?
暂无分享,去创建一个
Rudy Lauwereins | Liesbet Van der Perre | Francky Catthoor | Guido Groeseneken | B. Kaczer | Praveen Raghavan | Pieter Weckx | Halil Kukner | D. Jang | D. Jang | B. Kaczer | F. Catthoor | L. Perre | R. Lauwereins | G. Groeseneken | P. Weckx | H. Kukner | P. Raghavan
[1] B. Kaczer,et al. Degradation of time dependent variability due to interface state generation , 2013, 2013 Symposium on VLSI Technology.
[2] T. Grasser,et al. Defect-based methodology for workload-dependent circuit lifetime projections - Application to SRAM , 2013, 2013 IEEE International Reliability Physics Symposium (IRPS).
[3] R. Degraeve,et al. Insight Into N/PBTI Mechanisms in Sub-1-nm-EOT Devices , 2012, IEEE Transactions on Electron Devices.
[4] Jae-Joon Kim,et al. Usage-based degradation of SRAM arrays due to bias temperature instability , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).
[5] N. Horiguchi,et al. Impact of single charged gate oxide defects on the performance and scaling of nanoscaled FETs , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).
[6] M. D. Giles,et al. Process Technology Variation , 2011, IEEE Transactions on Electron Devices.
[7] Yu Cao,et al. Statistical prediction of NBTI-induced circuit aging , 2008, 2008 9th International Conference on Solid-State and Integrated-Circuit Technology.