A data-driven micropipeline structure using DSDCVSL

Micropipelines have been used in self-timed systems to increase the throughput of the datapath. However, the potential speedup is limited by the overhead due to handshaking between adjacent stages. Data-driven differential cascode voltage switch logic (DSDCVSL) can be used to design efficient self-timed pipeline structures, wherein the handshaking overhead is minimized, due to implicit completion signal generation. This paper defines a new data-driven micropipelined structure that shows a 30% improvement in throughput and latency over existing systems.

[1]  J. Nurmi,et al.  A high-speed self-timed FIR processor implementation , 1994, Proceedings of 1994 IEEE Workshop on VLSI Signal Processing.

[2]  L. Heller,et al.  Cascode voltage switch logic: A differential CMOS logic family , 1984, 1984 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[3]  Paul Day,et al.  Four-phase micropipeline latch control circuits , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Ramalingam Sridhar,et al.  Data-driven self-timed differential cascode voltage switch logic , 1998, ISCAS '98. Proceedings of the 1998 IEEE International Symposium on Circuits and Systems (Cat. No.98CH36187).

[5]  R. Brodersen,et al.  A fully-asynchronous digital signal processor using self-timed circuits , 1990, 1990 37th IEEE International Conference on Solid-State Circuits.

[6]  David L. Pulfrey,et al.  A comparison of CMOS circuit techniques: differential cascode voltage switch logic versus conventional logic , 1987 .

[7]  Yong Ching Lim,et al.  Self-timed precharge latch , 1990, IEEE International Symposium on Circuits and Systems.

[8]  Marc Renaudin,et al.  A new asynchronous pipeline scheme: application to the design of a self-timed ring divider , 1996 .