A WDM-Compatible 4 × 32-Gb/s CMOS-driven electro-absorption modulator array

A four-channel electro-absorption-modulator array, driven by 32-nm CMOS drivers providing 2-V peak-to-peak output swing, operates with BER <; 10-12 at a data rate of 4 × 32 Gb/s and dissipates 170 mW of power.

[1]  Christian Baks,et al.  60-Gb/s Receiver Employing Heterogeneously Integrated Silicon Waveguide Coupled Photodetector , 2013, CLEO 2013.

[2]  A.V. Krishnamoorthy,et al.  Modulator-driver circuits for optoelectronic VLSI , 1997, IEEE Photonics Technology Letters.

[3]  Alexander V. Rylyakov,et al.  30Gbps optical link utilizing heterogeneously integrated III-V/Si photonics and CMOS circuits , 2014, OFC 2014.

[4]  Dazeng Feng,et al.  Performance of parallel 4×25 Gbs transmitter and receiver fabricated on SOI platform , 2012, The 9th International Conference on Group IV Photonics (GFP).

[5]  Shuhuan Yu,et al.  25 Gb/s silicon photonic transceivers , 2012, The 9th International Conference on Group IV Photonics (GFP).

[6]  Alexander Fang,et al.  Integrated Silicon Photonic Laser Sources for Telecom and Datacom , 2013, 2013 Optical Fiber Communication Conference and Exposition and the National Fiber Optic Engineers Conference (OFC/NFOEC).