Accelerated Aging in Analog and Digital Circuits With Feedback

Aging mechanisms such as Bias Temperature Instability (BTI) and Channel Hot Carrier (CHC) are key limiting factors of circuit lifetime in CMOS design. Threshold voltage shift of a device due to degradation is usually a gradual process, only causing moderate increase in failure rate of CMOS designs. Conventional analog and digital circuits typically employ feedback control for system stability or Dynamic Voltage Scaling (DVS) to optimize power performance respectively. For such closed loop topologies, the degradation rate can be dramatically accelerated, leading to destructive consequences. To identify such catastrophic phenomenon, this work (1) presents accurate simulation framework and aging models for BTI and CHC accounting underlying physics. Complete methodology is validated with 28 nm and 65 nm silicon data. (2) Investigates Bias Runaway, a rapid increase of gate-drain voltage of a bias circuit in analog/mixed signal (AMS) circuits. Along with silicon evidence, critical boundary condition and design trade-offs for bias runaway are also explored with technology scaling. (3) DVS induced acceleration in failure rate of logic circuits under NBTI and PBTI is demonstrated. Overall, this work identifies key issues to the stability of feedback systems, which is vitally important for reliable IC designs.

[1]  K. Jeppson,et al.  Negative bias stress of MOS devices at high electric fields and degradation of MNOS devices , 1977 .

[2]  Yu Cao,et al.  Scalable model for predicting the effect of negative bias temperature instability for reliable design , 2008, IET Circuits Devices Syst..

[3]  Yu Cao,et al.  Modeling and minimization of PMOS NBTI effect for robust nanometer design , 2006, 2006 43rd ACM/IEEE Design Automation Conference.

[4]  Yu Cao,et al.  Cross-Layer Modeling and Simulation of Circuit Reliability , 2014, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[5]  D. Schroder,et al.  Negative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing , 2003 .

[6]  M.A. Alam,et al.  A critical examination of the mechanics of dynamic NBTI for PMOSFETs , 2003, IEEE International Electron Devices Meeting 2003.

[7]  S.E. Rauch,et al.  Role of e-e scattering in the enhancement of channel hot carrier degradation of deep sub-micron NMOSFETs at high V/sub GS/ conditions , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[8]  Ru Huang,et al.  Diagnosing bias runaway in analog/mixed signal circuits , 2014, 2014 IEEE International Reliability Physics Symposium.

[9]  S. Deora,et al.  NBTI lifetime prediction in SiON p-MOSFETs by H/H2 Reaction-Diffusion(RD) and dispersive hole trapping model , 2010, 2010 IEEE International Reliability Physics Symposium.

[10]  H. Kufluoglu,et al.  An analysis Of the benefits of NBTI recovery under circuit operating conditions , 2012, 2012 IEEE International Reliability Physics Symposium (IRPS).

[11]  S. Rauch,et al.  Review and Reexamination of Reliability Effects Related to NBTI-Induced Statistical Variations , 2007, IEEE Transactions on Device and Materials Reliability.

[12]  Fernando Guarin,et al.  Role of E-E scattering in the enhancement of channel hot carrier degradation of deep-submicron NMOSFETs at high V/sub GS/ conditions , 2001 .

[13]  G. Larosa,et al.  Impact of E-E scattering to the hot carrier degradation of deep submicron NMOSFETs , 1998, IEEE Electron Device Letters.

[14]  Yu Cao,et al.  BTI-induced aging under random stress waveforms: Modeling, simulation and silicon validation , 2014, 2014 51st ACM/EDAC/IEEE Design Automation Conference (DAC).

[15]  Cheng Hsiao,et al.  Circuit reliability simulation using TMI2 , 2013, Proceedings of the IEEE 2013 Custom Integrated Circuits Conference.

[16]  D. Varghese,et al.  A comprehensive model for PMOS NBTI degradation: Recent progress , 2007, Microelectron. Reliab..

[17]  Yu Cao,et al.  Compact Modeling and Simulation of Circuit Reliability for 65-nm CMOS Technology , 2007, IEEE Transactions on Device and Materials Reliability.

[18]  Yu Cao,et al.  Compact Modeling of Statistical BTI Under Trapping/Detrapping , 2013, IEEE Transactions on Electron Devices.

[19]  C. Kim,et al.  An on-chip monitor for statistically significant circuit aging characterization , 2010, 2010 International Electron Devices Meeting.

[20]  Yu Cao,et al.  A New Simulation Method for NBTI Analysis in SPICE Environment , 2007, 8th International Symposium on Quality Electronic Design (ISQED'07).

[21]  Yu Cao,et al.  Failure Analysis of Asymmetric Aging Under NBTI , 2013, IEEE Transactions on Device and Materials Reliability.

[22]  Hiroshi Tsutsui,et al.  A device array for efficient bias-temperature instability measurements , 2011, 2011 Proceedings of the European Solid-State Device Research Conference (ESSDERC).