Ultra-Low-Voltage Nanometer CMOS Circuits for Smart Energy- Autonomous Systems

[1]  David Bol,et al.  Interests and Limitations of Technology Scaling for Subthreshold Logic , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  David Bol,et al.  Glitch-induced within-die variations of dynamic energy in voltage-scaled nano-CMOS circuits , 2010, 2010 Proceedings of ESSCIRC.

[3]  David Bol,et al.  Technology flavor selection and adaptive techniques for timing-constrained 45nm subthreshold circuits , 2009, ISLPED.

[4]  David Bol,et al.  Nanometer MOSFET effects on the minimum-energy point of 45nm subthreshold logic , 2009, ISLPED.

[5]  David Bol,et al.  Nanometer MOSFET Effects on the Minimum-Energy Point of Sub-45nm Subthreshold Logic---Mitigation at Technology and Circuit Levels , 2010, TODE.

[6]  David Bol,et al.  Assessment of 65nm subthreshold logic for smart RFID applications , 2009 .

[7]  D. Flandre,et al.  Sub-45nm fully-depleted SOI CMOS subthreshold logic for ultra-low-power applications , 2008, 2008 IEEE International SOI Conference.

[8]  David Bol.  Pushing ultra-low-power digital circuits into the nanometer era , 2008 .

[9]  D. Flandre,et al.  Roadmap for nanometer ultra-low-power digital circuits based on sub / near-threshold CMOS logic , 2009 .

[10]  David Bol,et al.  The detrimental impact of negative Celsius temperature on ultra-low-voltage CMOS logic , 2010, 2010 Proceedings of ESSCIRC.

[11]  David Bol,et al.  Analysis and minimization of practical energy in 45nm subthreshold logic circuits , 2008, 2008 IEEE International Conference on Computer Design.

[12]  David Bol,et al.  Robustness-aware sleep transistor engineering for power-gated nanometer subthreshold circuits , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[13]  David Bol,et al.  Channel Length Upsize for Robust and Compact Subthreshold SRAM , 2008 .