ESD protection for SOI technology using an under-the-box (substrate) diode structure
暂无分享,去创建一个
N. Subba | M. Pelella | N. Subba | M. Pelella | S. Beebe | A. Salman | A. Salman | S. Beebe
[1] J. Fossum,et al. On the performance advantage of PD/SOI CMOS with floating bodies , 2002 .
[2] G. Burbach,et al. Taking SOI substrates and low-k dielectrics into high-volume microprocessor production , 2003, IEEE International Electron Devices Meeting 2003.
[3] J.Y.-C. Sun,et al. CMOS-on-SOI ESD protection networks , 1996, 1996 Proceedings Electrical Overstress/Electrostatic Discharge Symposium.
[4] Robin Williams,et al. Electrostatic discharge protection in silicon-on-insulator technology , 1999, 1999 IEEE International SOI Conference. Proceedings (Cat. No.99CH36345).
[5] M. Muhammad,et al. Human Body Model ESD protection concepts in SOI and bulk CMOS at the 130 nm node , 2003, 2003 IEEE International Conference on SOI.
[6] Ghavam G. Shahidi,et al. Dynamic threshold body- and gate-coupled SOI ESD protection networks 1 1997. Reprinted with permis , 1997 .
[7] Yu Wang,et al. Electrothermal modeling of ESD diodes in bulk-Si and SOI technologies , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).
[8] Akram A. Salman,et al. Reliability challenges of high performance PD SOI CMOS with ultra-thin gate dielectrics , 2004 .
[9] S. S. Yuen,et al. Comparison of ESD protection capability of SOI and bulk CMOS output buffers , 1994, Proceedings of 1994 IEEE International Reliability Physics Symposium.
[10] Chenming Hu,et al. SOI/bulk hybrid technology on SIMOX wafers for high performance circuits with good ESD immunity , 1995, IEEE Electron Device Letters.