论文信息 - High resolution time-to-digital converters

High resolution time-to-digital converters

Abstract High resolution TDC chips use active delays as time reference and flip-flops as comparators, instead of switched current sources and ADCs as implemented in analog designs. As a result, a straight encoding is obtained, allowing time binning down to 50 ps, taking advantage of the high accuracy of IC processes. Results are given for CMOS and GaAs technologies.

J. F. Genat

[1] Hirokazu Ikeda,et al. Design and performance of semi-custom analog IC including two TACs and two current integrators for 'Super-Kamiokande' , 1989 .

[2] P. Boóth,et al. A comparison of the charge division and timing difference techniques in streamer mode , 1986 .

[3] W. Farr,et al. A low cost multi-hit time to digital converter system for drift chamber applications , 1981 .

[4] R. Van Berg,et al. A fast low-power time-to-voltage converter for high luminosity collider detectors , 1989 .

[5] Lee-Sup Kim,et al. Metastability of CMOS latch/flip-flop , 1990 .

[6] B. Turko. A Picosecond Resolution Time Digitizer for Laser Ranging , 1977, IEEE Transactions on Nuclear Science.

[7] J. P. Vanuxem,et al. The LTD : a Fastbus time digitizer for LEP detectors , 1986 .

[8] M. Bazes. A novel precision MOS synchronous delay line , 1985, IEEE Journal of Solid-State Circuits.