Compact low-voltage self-calibrating digital floating-gate CMOS logic circuits

We present a new real time reconfigurable floating-gate CMOS linear threshold element that does not require either UV-programming or Fowler-Nordheim tunneling/hot electron injection. Instead an initial UV-erase is used, in combination with an automatic periodic matching of the effective threshold voltages for NMOS and PMOS driving transistors. We show how the circuit can be used to implement the INVERT, NAND2, NOR2, and CARRY' functions. The circuit output depends on the number of 1s in the binary input. The Boolean function can be changed in real time by using one or more of the inputs as control signals instead of inputs for information processing signals. The circuit is suitable for subthreshold operation. Preliminary measurements for floating-gate logic are included.

[1]  Paul Hasler,et al.  Cadence-based simulation of floating-gate circuits using the EKV model , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[2]  Yngvar Berg,et al.  Area efficient circuit tuning with floating-gate techniques , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[3]  Gloria Huertas,et al.  A practical floating-gate Muller-C element using vMOS threshold gates , 2001 .

[4]  Christopher J. Diorio,et al.  A mixed-signal approach to high-performance low-power linear filters , 2001, IEEE J. Solid State Circuits.

[5]  Tadahiro Ohmi,et al.  An intelligent MOS transistor featuring gate-level weighted sum and threshold operations , 1991, International Electron Devices Meeting 1991 [Technical Digest].

[6]  M. A. Bayoumi,et al.  A framework for fair performance evaluation of 1-bit full adder cells , 1999, 42nd Midwest Symposium on Circuits and Systems (Cat. No.99CH36356).

[7]  T. Ohmi,et al.  Neuron-MOS binary-logic circuits featuring dramatic reduction in transistor count and interconnections , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[8]  Trond Ytterdal,et al.  A method for simulation of floating-gate UV-programmable circuits with application to three new 2-MOSFET digital circuits , 2001, ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483).

[9]  J. Ramirez-Angulo,et al.  Modeling multiple-input floating-gate transistors for analog signal processing , 1997, Proceedings of 1997 IEEE International Symposium on Circuits and Systems. Circuits and Systems in the Information Age ISCAS '97.

[10]  Vasken Zaven Bohossian,et al.  Neural logic: theory and implementation , 1998 .

[11]  Snorre Aunet,et al.  Four-MOSFET Floating-Gate UV-Programmable Elements for Multifunction Binary Logic , 2001 .

[12]  Yngvar Berg,et al.  Ultra-low-voltage floating-gate transconductance amplifiers , 2001 .