High speed area reduced 64-bit static hybrid carry-lookahead/carry-select adder

In carry-select adders (CSAs), using a single ripple carry adder and a first zero finder (FZF) circuit instead of dual ripple carry adder has an impressive impact on reduction of number of transistors and so power consumption of adder. On the other hand, combination of CSA and carry-lookahead adder (CLA) improves speed of this adder. In this paper a 64-bit static adder with structure of a hybrid CLA/CSA is presented. This adder operates with low power and occupies lower area in comparison to conventional CSA circuit due to using a first zero finder circuit. Besides by three basic changes in the critical path of adder, speed is improved considerably; First of all we used a high speed compact CLA as partial adder in each block, then a block carry generator (BCG) circuit is used for faster carry propagation and finally we replaced multiplexer gate with a XNOR gate. This circuit is implemented in TSMC 0.18μm CMOS technology at 1.8V power supply. Critical path delay of this adder decreased to 592ps, equivalent to 7.6 FO4 (fanout-of-4) inverter delays.

[1]  Chip-Hong Chang,et al.  A Power-Delay Efficient Hybrid Carry-Lookahead/Carry-Select Based Redundant Binary to Two's Complement Converter , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[2]  V.G. Oklobdzija,et al.  Application of logical effort on delay analysis of 64-bit static carry-lookahead adder , 2001, Conference Record of Thirty-Fifth Asilomar Conference on Signals, Systems and Computers (Cat.No.01CH37256).

[3]  Lee-Sup Kim,et al.  64-bit carry-select adder with reduced area , 2001 .

[4]  Lee-Sup Kim,et al.  A low power carry select adder with reduced area , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[5]  Magdy A. Bayoumi,et al.  Design of Robust, Energy-Efficient Full Adders for Deep-Submicrometer Design Using Hybrid-CMOS Logic Style , 2006, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  M.-J. Hsiao,et al.  Carry-select adder using single ripple-carry adder , 1998 .

[7]  Yuke Wang,et al.  The design of hybrid carry-lookahead/carry-select adders , 2002 .

[8]  Xin Zhang,et al.  High-Performance Carry Select Adder Using Fast All-One Finding Logic , 2008, 2008 Second Asia International Conference on Modelling & Simulation (AMS).

[9]  Gustavo A. Ruiz,et al.  An area-efficient static CMOS carry-select adder based on a compact carry look-ahead unit , 2004, Microelectron. J..

[10]  Vojin G. Oklobdzija,et al.  Performance Comparison of VLSI Adders Using Logical Effort , 2002, PATMOS.

[11]  H. Suzuki,et al.  A 64 bit carry look-ahead CMOS adder using Modified Carry Select , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[12]  Yi Han,et al.  409ps 4.7 FO4 64b adder based on output prediction logic in 0.18um CMOS , 2005, IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05).

[13]  Yu-Jen Huang,et al.  A design methodology for hybrid carry-lookahead/carry-select adders with reconfigurability , 2005, 2005 IEEE International Symposium on Circuits and Systems.

[14]  Denis Flandre,et al.  Power-delay product minimization in high-performance 64-bit carry-select adders , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Maitham Shams,et al.  Optimization of mixed logic circuits with application to a 64-bit static adder , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[16]  Yu-Cherng Hung,et al.  A Low-Power High-Speed Hybrid CMOS Full Adder for Embedded System , 2007, 2007 IEEE Design and Diagnostics of Electronic Circuits and Systems.