A novel methodology for the design of application-specificinstruction-set processors (ASIPs) using a machine description language

The development of application-specific instruction-set processors (ASIP) is currently the exclusive domain of the semiconductor houses and core vendors. This is due to the fact that building such an architecture is a difficult task that requires expertise in different domains: application software development tools, processor hardware implementation, and system integration and verification. This paper presents a retargetable framework for ASIP design which is based on machine descriptions in the LISA language. From that, software development tools can be generated automatically including high-level language C compiler, assembler, linker, simulator, and debugger frontend. Moreover, for architecture implementation, synthesizable hardware description language code can be derived, which can then be processed by standard synthesis tools. Implementation results for a low-power ASIP for digital video broadcasting terrestrial acquisition and tracking algorithms designed with the presented methodology are given. To show the quality of the generated software development tools, they are compared in speed and functionality with commercially available tools of state-of-the-art digital signal processor and /spl mu/C architectures.

[1]  Michael Gschwind,et al.  Instruction set selection for ASIP design , 1999, Proceedings of the Seventh International Workshop on Hardware/Software Codesign (CODES'99) (IEEE Cat. No.99TH8450).

[2]  Richard W. Earnshaw,et al.  Challenges in cross-development [single chip microprocessors] , 1997, IEEE Micro.

[3]  H. Meyr,et al.  Increasing the power efficiency of application specific instruction set processors using datapath optimization , 2000, 2000 IEEE Workshop on SiGNAL PROCESSING SYSTEMS. SiPS 2000. Design and Implementation (Cat. No.00TH8528).

[4]  Markus Freericks,et al.  Describing instruction set processors using nML , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[5]  Hugo De Man,et al.  A graph based processor model for retargetable code generation , 1996, Proceedings ED&TC European Design and Test Conference.

[6]  M. Birnbaum,et al.  How VSIA Answers the SOC Dilemma , 1999, Computer.

[7]  Kunle Olukotun,et al.  Digital system simulation: methodologies and examples , 1998, Proceedings 1998 Design and Automation Conference. 35th DAC. (Cat. No.98CH36175).

[8]  Mario Barbacci,et al.  Instruction set processor specifications (ISPS): The notation and its applications , 1981, IEEE Transactions on Computers.

[9]  Kyu Ho Park,et al.  MetaCore: an application specific DSP development system , 1998, DAC.

[10]  Ricardo E. Gonzalez,et al.  Xtensa: A Configurable and Extensible Processor , 2000, IEEE Micro.

[11]  Edwin A. Harcourt,et al.  Generation of software tools from processor descriptions for hardware/software codesign , 1997, DAC.

[12]  Heinrich Meyr,et al.  LISA-machine description language and generic machine model for HW/SW co-design , 1996, VLSI Signal Processing, IX.

[13]  Srinivas Devadas,et al.  ISDL: an instruction set description language for retargetability , 1997, DAC.

[14]  Dawson R. Engler,et al.  VCODE: a retargetable, extensible, very fast dynamic code generation system , 1996, PLDI '96.

[15]  Heinrich Meyr,et al.  Retargeting of compiled simulators for digital signal processors using a machine description language , 2000, DATE '00.

[16]  Rajat Moona,et al.  Processor modeling for hardware software codesign , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[17]  Richard L. Sites,et al.  Binary translation , 1993, CACM.

[18]  Nikil D. Dutt,et al.  EXPRESSION: a language for architecture exploration through compiler/simulator retargetability , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[19]  Susan J. Eggers,et al.  The Marion system for retargetable instruction scheduling , 1991, PLDI '91.

[20]  Bassam Tabbara,et al.  Cycle and phase accurate DSP modeling and integration for HW/SW co-verification , 1999, DAC '99.

[21]  James A. Rowson,et al.  Hardware / Software Co-Simulation , 2000 .

[22]  Heinrich Meyr,et al.  LISA—machine description language for cycle-accurate models of programmable DSP architectures , 1999, DAC '99.

[23]  Clifford Liem,et al.  Industrial experience using rule-driven retargetable code generation for multimedia applications , 1995 .

[24]  Hiroshi Nakamura,et al.  Advanced processor design using hardware description language AIDL , 1997, Proceedings of ASP-DAC '97: Asia and South Pacific Design Automation Conference.

[25]  Sharad Malik,et al.  Instruction set design and optimizations for address computation in DSP architectures , 1996, Proceedings of 9th International Symposium on Systems Synthesis.

[26]  Heinrich Meyr,et al.  Generating production quality software development tools using a machine description language , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.