A low-power variable-length FFT processor base on Radix-24 algorithm
暂无分享,去创建一个
[1] Wei Hwang,et al. A Low-Power Reconfigurable Mixed-Radix FFT/IFFT Processor , 2006, APCCAS 2006 - 2006 IEEE Asia Pacific Conference on Circuits and Systems.
[2] John Thompson,et al. A delay spread based low power reconfigurable FFT processor architecture for wireless receiver , 2003, Proceedings. 2003 International Symposium on System-on-Chip (IEEE Cat. No.03EX748).
[3] Chen-Yi Lee,et al. A 1-GS/s FFT/IFFT processor for UWB applications , 2005, IEEE J. Solid State Circuits.
[4] G. Lakshminarayanan,et al. A modified radix-24 SDF pipelined OFDM module for FPGA based MB-OFDM UWB systems , 2008, 2008 International Conference on Computing, Communication and Networking.
[5] Tughrul Arslan,et al. A low-power and domain-specific reconfigurable FFT fabric for system-on-chip applications , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.
[6] Quanyuan Feng,et al. ASIC design of low-power reconfigurable FFT processor , 2007, 2007 7th International Conference on ASIC.
[7] Pei-Yun Tsai,et al. Low-power variable-length fast Fourier transform processor , 2005 .
[8] Lambert Spaanenburg,et al. Flexible-length Fast Fourier Transform for COFDM , 2008, 2008 15th IEEE International Conference on Electronics, Circuits and Systems.
[9] Jung-yeol Oh,et al. Fast Fourier transform processor based on low-power and area-efficient algorithm , 2004, Proceedings of 2004 IEEE Asia-Pacific Conference on Advanced System Integrated Circuits.